{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T19:47:33Z","timestamp":1754164053818,"version":"3.41.2"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/essderc.2019.8901803","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T14:01:19Z","timestamp":1574690479000},"page":"238-241","source":"Crossref","is-referenced-by-count":4,"title":["Temperature and Gate Leakage Influence on the Z<sup>2<\/sup>-FET Memory Operation"],"prefix":"10.1109","author":[{"given":"C.","family":"Marquez","sequence":"first","affiliation":[{"name":"University of Granada,Nanoelectronics Research Group, CITIC-UGR,Granada,Spain,18071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Navarro","sequence":"additional","affiliation":[{"name":"University of Granada,Nanoelectronics Research Group, CITIC-UGR,Granada,Spain,18071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Navarro","sequence":"additional","affiliation":[{"name":"University of Granada,Nanoelectronics Research Group, CITIC-UGR,Granada,Spain,18071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Salazar","sequence":"additional","affiliation":[{"name":"University of Granada,Nanoelectronics Research Group, CITIC-UGR,Granada,Spain,18071"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Galy","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Crolles,France,38920"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Cristoloveanu","sequence":"additional","affiliation":[{"name":"IMEP-LAHC,Grenoble,France,38000"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Gamiz","sequence":"additional","affiliation":[{"name":"University of Granada,Nanoelectronics Research Group, CITIC-UGR,Granada,Spain,18071"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.09.001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2017.11.012"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2751141"},{"key":"ref13","first-page":"325","article-title":"2D-TCAD simulation on retention time of Z2FET for DRAM application","author":"duan","year":"2017","journal-title":"International Conferencre on Simulation of Semiconductor Processes and Devices SISPAD-02"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2819801"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2018.8354342"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2018.8354340"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref18","article-title":"Conception, fabrication et caract&#x00E9;risation de dispositifs innovants de protection contre les d&#x00E9;charges ESD","author":"solaro","year":"2014","journal-title":"Ph D Dissertation"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724580"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.2011.6095698"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/55.981314"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2176908"},{"key":"ref5","first-page":"109","article-title":"Novel capacitor-less 1T-DRAM using MSD effect","author":"bawedin","year":"2007","journal-title":"Proc of the IEEE International SOI Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2907151"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2265552"},{"key":"ref2","first-page":"635","article-title":"A capacitorless DRAM cell on SOI substrate","author":"wann","year":"2002","journal-title":"Proceedings of IEEE International Electron Devices Meeting"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/9781119298922"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2759308"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2003.1197409"},{"journal-title":"1\/f Noise and Germanium Surface Properties","year":"1957","author":"mcwhorter","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2015.7063796"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2005.10.035"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.2052"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2907062"}],"event":{"name":"ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)","start":{"date-parts":[[2019,9,23]]},"location":"Cracow, Poland","end":{"date-parts":[[2019,9,26]]}},"container-title":["ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8894830\/8901681\/08901803.pdf?arnumber=8901803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T18:24:26Z","timestamp":1753986266000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8901803\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/essderc.2019.8901803","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}