{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T00:03:46Z","timestamp":1756771426358,"version":"3.44.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/essderc.2019.8901822","type":"proceedings-article","created":{"date-parts":[[2019,11,25]],"date-time":"2019-11-25T14:01:19Z","timestamp":1574690479000},"page":"190-193","source":"Crossref","is-referenced-by-count":5,"title":["FOSS EKV2.6 Verilog-A Compact MOSFET Model"],"prefix":"10.1109","author":[{"given":"Wladek","family":"Grabinski","sequence":"first","affiliation":[{"name":"MOS-AK Association (EU)"}]},{"given":"Marcelo","family":"Pavanello","sequence":"additional","affiliation":[{"name":"Centro Universitario FEI,Sao Bernardo do Campo (BR)"}]},{"given":"Michelly de","family":"Souza","sequence":"additional","affiliation":[{"name":"Centro Universitario FEI,Sao Bernardo do Campo (BR)"}]},{"given":"Daniel","family":"Tomaszewski","sequence":"additional","affiliation":[{"name":"Institute of Electron Technology,Warsaw (PL)"}]},{"given":"Jola","family":"Malesinska","sequence":"additional","affiliation":[{"name":"Institute of Electron Technology,Warsaw (PL)"}]},{"given":"Grzegorz","family":"G\u0142uszko","sequence":"additional","affiliation":[{"name":"Institute of Electron Technology,Warsaw (PL)"}]},{"given":"Matthias","family":"Bucher","sequence":"additional","affiliation":[{"name":"Technical University of Crete,Chania (GR)"}]},{"given":"Nikolaos","family":"Makris","sequence":"additional","affiliation":[{"name":"Technical University of Crete,Chania (GR)"}]},{"given":"Aristeidis","family":"Nikolaou","sequence":"additional","affiliation":[{"name":"Technical University of Crete,Chania (GR)"}]},{"given":"Ahmed","family":"Abo-Elhadid","sequence":"additional","affiliation":[{"name":"Mentor Graphics (USA)"}]},{"given":"Marek","family":"Mierzwinski","sequence":"additional","affiliation":[{"name":"Keysight Technologies (USA)"}]},{"given":"Laurent","family":"Lemaitre","sequence":"additional","affiliation":[{"name":"Lemaitre EDA Consulting"}]},{"given":"Mike","family":"Brinson","sequence":"additional","affiliation":[{"name":"London Metropolitan University (UK)"}]},{"given":"Christophe","family":"Lallement","sequence":"additional","affiliation":[{"name":"Strasbourg University (F),ICube"}]},{"given":"Jean-Michel","family":"Sallese","sequence":"additional","affiliation":[{"name":"EPFL Lausanne (CH)"}]},{"given":"Sadayuki","family":"Yoshitomi","sequence":"additional","affiliation":[{"name":"Toshiba (J)"}]},{"given":"Paul","family":"Malisse","sequence":"additional","affiliation":[{"name":"Europractice\/IMEC (B)"}]},{"given":"Henri","family":"Oguey","sequence":"additional","affiliation":[{"name":"Neuchatel (CH),CSEM S.A."}]},{"given":"Stefan","family":"Cserveny","sequence":"additional","affiliation":[{"name":"Neuchatel (CH),CSEM S.A."}]},{"given":"Christian","family":"Enz","sequence":"additional","affiliation":[{"name":"EPFL Lausanne (CH)"}]},{"given":"Fran\u00e7ois","family":"Krummenacher","sequence":"additional","affiliation":[{"name":"EPFL Lausanne (CH)"}]},{"given":"Eric","family":"Vittoz","sequence":"additional","affiliation":[{"name":"EPFL Lausanne (CH)"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"},{"key":"ref3","article-title":"Closed form expression MOS transistor model for analog circuit simulations","author":"cserveny","year":"1995","journal-title":"Low power design – a collection of CSEM papers\" Electronic Design Magazine Books Div"},{"key":"ref10","article-title":"ADMS – automatic device model synthesizer","author":"lemaitre","year":"1999","journal-title":"CICC 2002 Florida USA 2 Verilog-AMS Language Reference Manual"},{"key":"ref6","article-title":"Analytical MOS transistor modelling for analog circuit simulation","author":"bucher","year":"1999","journal-title":"Ph D Thesis No 2114"},{"key":"ref11","article-title":"High Level Description of Thermodynamical Effects in the EKV 2.6 Most Model","author":"lallement","year":"2002","journal-title":"Proc 9th Int Conf on Mixed-Signal Design (MIXDES)"},{"key":"ref5","article-title":"The EPFL-EKV MOSFET model equations for simulation, Version 2.6","author":"bucher","year":"1997","journal-title":"Electro-Technical Laboratory Report"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.702"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.1996.535636"},{"key":"ref7","first-page":"615","article-title":"Scalable GM\/I based MOSFET model","author":"bucher","year":"1997","journal-title":"Proc Int Semiconductor Dev Res Symp (ISDRS)"},{"key":"ref2","article-title":"MOS modelling at low current density","author":"oguey","year":"1983","journal-title":"Summer Course on Process and Device Modelling ESAT Leuven-Heverlee"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2283511"},{"key":"ref1","article-title":"Modèle du transistor MOS valable dans un grand domaine de courants","author":"oguey","year":"1982","journal-title":"Bull SEW VSE"}],"event":{"name":"ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)","start":{"date-parts":[[2019,9,23]]},"location":"Cracow, Poland","end":{"date-parts":[[2019,9,26]]}},"container-title":["ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8894830\/8901681\/08901822.pdf?arnumber=8901822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T19:19:30Z","timestamp":1756754370000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8901822\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/essderc.2019.8901822","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}