{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:52:53Z","timestamp":1730220773424,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,11]]},"DOI":"10.1109\/essderc59256.2023.10268514","type":"proceedings-article","created":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:46:40Z","timestamp":1696268800000},"page":"9-12","source":"Crossref","is-referenced-by-count":0,"title":["MOSFET Characterization with Reduced Supply Voltage at Low Temperatures for Power Efficiency Maximization"],"prefix":"10.1109","author":[{"given":"W.-C.","family":"Lin","sequence":"first","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan"}]},{"given":"H.-P.","family":"Huang","sequence":"additional","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan"}]},{"given":"K.-H.","family":"Kao","sequence":"additional","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan"}]},{"given":"M.-H.","family":"Chiang","sequence":"additional","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan"}]},{"given":"D.","family":"Lu","sequence":"additional","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan"}]},{"given":"W.-C.","family":"Hsu","sequence":"additional","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan"}]},{"given":"Y.-H.","family":"Wang","sequence":"additional","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan"}]},{"given":"W.C.-Y.","family":"Ma","sequence":"additional","affiliation":[{"name":"National Sun Yat-sen University,Department of Electrical Engineering,Kaohsiung,Taiwan"}]},{"given":"H.-H.","family":"Tsai","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Research Institute,Tainan,Taiwan"}]},{"given":"Y.-J.","family":"Lee","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Advanced Semiconductor Institute,Hsinchu,Taiwan"}]},{"given":"H.-L.","family":"Chiang","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company,Hsinchu,Taiwan"}]},{"given":"J.-F.","family":"Wang","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company,Hsinchu,Taiwan"}]},{"given":"I.","family":"Radu","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company,Hsinchu,Taiwan"}]}],"member":"263","reference":[{"key":"ref13","first-page":"1","article-title":"Cryogenic Operation of Double-Gate FinFET and Demonstration of Analog Circuit at 4.2 K","author":"o\u2019uchi","year":"2012","journal-title":"IEEE International SOI Conference"},{"journal-title":"Physics of Semiconductor Devices","year":"2007","author":"sze","key":"ref12"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702452"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2019.03.033"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41534-017-0038-y"},{"journal-title":"International Roadmap for Devices and Systems","article-title":"Cryogenic Electronics and Quantum Information Processing","year":"2021","key":"ref10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71713-5"},{"journal-title":"International Roadmap for Devices and Systems","article-title":"More Moore","year":"2021","key":"ref1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108296"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128316"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2022.3162368"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.35848\/1347-4065\/ac4444"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2023.3254592"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.3012033"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2963379"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2903111"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/16.641361"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993666"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2283253"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2817458"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nature10679"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.841344"},{"key":"ref9","article-title":"Band-to-Band Tunneling Model Calibration and Design Optimization of Group IV Tunnel FETs","author":"kao","year":"2013","journal-title":"Ph D thesis"},{"key":"ref4","article-title":"Programming Characteristics of the Steep Turn-on\/off Feedback FET (FBFET)","volume":"9b 1","author":"yeung","year":"2009","journal-title":"Symp VLSI Tech"},{"key":"ref3","first-page":"1","article-title":"A New Nano-Electro-Mechanical Field Effect Transistor (NEMFET) Design for Low-Power Electronics","author":"kam","year":"2005","journal-title":"IEEE IEDM Tech Dig"},{"key":"ref6","article-title":"Performance Limits of Superlattice-Based Steep-Sliope Nanowire FETs","volume":"5 1 1","author":"gnani","year":"2001","journal-title":"IEEE IEDM Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1021\/nl071804g"}],"event":{"name":"ESSDERC 2023 - IEEE 53rd European Solid-State Device Research Conference (ESSDERC)","start":{"date-parts":[[2023,9,11]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2023,9,14]]}},"container-title":["ESSDERC 2023 - IEEE 53rd European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10268496\/10268469\/10268514.pdf?arnumber=10268514","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T17:52:44Z","timestamp":1698083564000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10268514\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,11]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/essderc59256.2023.10268514","relation":{},"subject":[],"published":{"date-parts":[[2023,9,11]]}}}