{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T04:44:33Z","timestamp":1725684273837},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,11]]},"DOI":"10.1109\/essderc59256.2023.10268518","type":"proceedings-article","created":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:46:40Z","timestamp":1696268800000},"page":"77-80","source":"Crossref","is-referenced-by-count":0,"title":["A Study of the Variability and Design Considerations of Ferroelectric VNAND Memories With Polycrystalline Films Using An Experimentally Validated TCAD Model"],"prefix":"10.1109","author":[{"given":"M.","family":"Thesberg","sequence":"first","affiliation":[{"name":"Global TCAD Solutions GmbH,Vienna,Austria"}]},{"given":"F.","family":"Schanovsky","sequence":"additional","affiliation":[{"name":"Global TCAD Solutions GmbH,Vienna,Austria"}]},{"given":"Z.","family":"Stanojevi\u0107","sequence":"additional","affiliation":[{"name":"Global TCAD Solutions GmbH,Vienna,Austria"}]},{"given":"O.","family":"Baumgartner","sequence":"additional","affiliation":[{"name":"Global TCAD Solutions GmbH,Vienna,Austria"}]},{"given":"M.","family":"Karner","sequence":"additional","affiliation":[{"name":"Global TCAD Solutions GmbH,Vienna,Austria"}]}],"member":"263","reference":[{"key":"ref8","first-page":"1","author":"verreck","year":"2019","journal-title":"International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)"},{"key":"ref7","first-page":"32","author":"verreck","year":"2019","journal-title":"IEDM 2019"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201600173"},{"key":"ref4","first-page":"1","author":"yoon","year":"0","journal-title":"2022 IMW"},{"key":"ref3","first-page":"1","author":"pe\u0161i?","year":"2022","journal-title":"IEEE International Memory Workshop (IMW)"},{"key":"ref6","first-page":"3105","author":"thesberg","year":"0","journal-title":"IEEE Trans on Elect Dev"},{"year":"0","key":"ref5"},{"key":"ref2","first-page":"158t","author":"florent","year":"2017","journal-title":"Symposium on VLSI Technology"},{"key":"ref1","first-page":"2","author":"florent","year":"2018","journal-title":"2018 IEEE International Electron Devices Meeting (IEDM)"}],"event":{"name":"ESSDERC 2023 - IEEE 53rd European Solid-State Device Research Conference (ESSDERC)","start":{"date-parts":[[2023,9,11]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2023,9,14]]}},"container-title":["ESSDERC 2023 - IEEE 53rd European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10268496\/10268469\/10268518.pdf?arnumber=10268518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T17:52:46Z","timestamp":1698083566000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10268518\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/essderc59256.2023.10268518","relation":{},"subject":[],"published":{"date-parts":[[2023,9,11]]}}}