{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T12:20:49Z","timestamp":1742646049971,"version":"3.37.3"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T00:00:00Z","timestamp":1694390400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007225","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,9,11]]},"DOI":"10.1109\/essderc59256.2023.10268558","type":"proceedings-article","created":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T17:46:40Z","timestamp":1696268800000},"page":"73-76","source":"Crossref","is-referenced-by-count":1,"title":["Performance Comparison of SRAM Designs Implemented with Silicon-On-Insulator Nanosheet Transistors and Bulk FinFETs"],"prefix":"10.1109","author":[{"given":"Po-Chih","family":"Chen","sequence":"first","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan"}]},{"given":"Yi-Ting","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel Corporation,Logic Technology Development,Hillsboro,Oregon,United States"}]},{"given":"Meng-Hsueh","family":"Chiang","sequence":"additional","affiliation":[{"name":"National Cheng Kung University,Department of Electrical Engineering,Tainan,Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/vlsicircuits18222.2020.9162843"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0818-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3123077"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2021.3053508"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/icsict.2014.7021523"},{"key":"ref6","article-title":"10nm technology leadership","volume-title":"2017 Intel Technology and Manufacturing day","author":"Mistry","year":"2017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/vlsit.2017.7998183"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2017.8268511"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2022.3182300"},{"volume-title":"International Roadmap for Devices and Systems (IRDSTM)","year":"2022","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2022.3150645"}],"event":{"name":"ESSDERC 2023 - IEEE 53rd European Solid-State Device Research Conference (ESSDERC)","start":{"date-parts":[[2023,9,11]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2023,9,14]]}},"container-title":["ESSDERC 2023 - IEEE 53rd European Solid-State Device Research Conference (ESSDERC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10268496\/10268469\/10268558.pdf?arnumber=10268558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T07:25:39Z","timestamp":1709364339000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10268558\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,9,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/essderc59256.2023.10268558","relation":{},"subject":[],"published":{"date-parts":[[2023,9,11]]}}}