{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:38:36Z","timestamp":1761647916981,"version":"3.44.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/estimedia.2011.6088521","type":"proceedings-article","created":{"date-parts":[[2011,12,6]],"date-time":"2011-12-06T15:56:55Z","timestamp":1323187015000},"page":"19-28","source":"Crossref","is-referenced-by-count":20,"title":["Exploiting set-level write non-uniformity for energy-efficient NVM-based hybrid cache"],"prefix":"10.1109","author":[{"given":"Jianhua","family":"Li","sequence":"first","affiliation":[{"name":"Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[{"name":"Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"Department of Computer Science, City University of Hong Kong, Kowloon, Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengmo","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electrical & Computer Engineering, University of Delaware, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinlong","family":"Xu","sequence":"additional","affiliation":[{"name":"College of Computer Science & Technology, University of Science & Technology of China, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1880037.1880040"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024819"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/507052.507055"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388564"},{"key":"ref17","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"0","journal-title":"DATE 2009"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"},{"key":"ref19","first-page":"746","article-title":"Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory","author":"hu","year":"0","journal-title":"DAC 2011"},{"key":"ref4","article-title":"Relaxing non-volatility for fast and energy-efficient stt-ram caches","author":"clinton","year":"0","journal-title":"HPCA 2011"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722171"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1070838.1070856"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687448"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1145\/545214.545232","article-title":"Drowsy caches: Simple techniques for reducing leakage power","volume":"30","author":"flautner","year":"2002","journal-title":"SIGArch Computer Architecture News"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785503"},{"key":"ref20","first-page":"154","article-title":"On the limits of leakage power reduction in caches","author":"meng","year":"0","journal-title":"HPCA 2005"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840931"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1147\/rd.524.0465","article-title":"Phase-change random access memory: A scalable technology","volume":"52","author":"raoux","year":"2008","journal-title":"IBM Journal of Research and Development"},{"key":"ref23","first-page":"239","article-title":"A novel architecture of the 3d stacked mram 12 cache for cmps","author":"sun","year":"0","journal-title":"HPCA'2009"}],"event":{"name":"2011 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia)","start":{"date-parts":[[2011,10,13]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2011,10,14]]}},"container-title":["2011 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6081984\/6088514\/06088521.pdf?arnumber=6088521","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T17:42:54Z","timestamp":1757526174000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6088521\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/estimedia.2011.6088521","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}