{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:00:56Z","timestamp":1729634456680,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/estimedia.2011.6088529","type":"proceedings-article","created":{"date-parts":[[2011,12,6]],"date-time":"2011-12-06T15:56:55Z","timestamp":1323187015000},"page":"83-92","source":"Crossref","is-referenced-by-count":2,"title":["Resource minimized static mapping and dynamic scheduling of SDF graphs"],"prefix":"10.1109","author":[{"given":"Jinwoo","family":"Kim","sequence":"first","affiliation":[]},{"given":"Tae-ho","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Soonhoi","family":"Ha","sequence":"additional","affiliation":[]},{"given":"Hyunok","family":"Oh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1182807.1182811"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045088"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"649","DOI":"10.1007\/s10009-006-0019-5","article-title":"System architecture evaluation using modular performance analysis: a case study","volume":"8","author":"wandeler","year":"2006","journal-title":"International Journal on Software Tools for Technology Transfer (STTT)"},{"article-title":"Software Synthesis from Dataow Graphs","year":"0","author":"bhattacharyya","key":"ref13"},{"key":"ref14","article-title":"Static rate-optimal scheduling of iterative data-flow program via optimum unfoliding","volume":"2","author":"parhi","year":"1991","journal-title":"IEEE Trans on Computers"},{"key":"ref15","article-title":"Fully static multiprocessor array realizability criteria for real-time recurrent dsp applications","volume":"42","author":"wang","year":"1994","journal-title":"IEEE Trans on Signal Processing"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/78.218149"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.805749"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043323"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/11564751_11"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/78.485935"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"ref6","article-title":"Rate optimal VLSI design from dataflow graph","author":"oh","year":"1998","journal-title":"Proc 35th Design Automation Conf"},{"key":"ref5","first-page":"1279","article-title":"Scheduling Strategies for Multiprocessor Realtime DSP","volume":"2","author":"lee","year":"1989","journal-title":"IEEE Global Telecommunications Conf and Exhibition"},{"key":"ref8","first-page":"69","article-title":"Pipelined Data Parallel Task Mapping\/Scheduling Technique for MPSoC","author":"yang","year":"2009","journal-title":"Proc of Design Automation and Test in Europe"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722178"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45937-5_14","article-title":"StreamIt: A Language for Streaming Applications","author":"thies","year":"2002","journal-title":"International Conference on Compiler Construction"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147138"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934122"},{"key":"ref20","article-title":"Integrated scratchpad memory optimization and task scheduling for MPSoC architectures","author":"suhendra","year":"2006","journal-title":"Proc of CASES"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.33"},{"key":"ref21","first-page":"819","article-title":"Minimizing buffer requirements of synchronous dataflow graphs with model-checking","author":"geilen","year":"2005","journal-title":"Proc DAC'05"},{"key":"ref24","first-page":"1035","article-title":"Pareto Efficient Design for Reconfigurable Streaming Applications on CPU\/FPGAs","author":"zhu","year":"0","journal-title":"Proc of DATE 2010"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2009.5336821"},{"journal-title":"Opt4J Meta-heuristic Optimization Framework for Java","year":"0","author":"lukasiewycz","key":"ref26"},{"key":"ref25","first-page":"777","article-title":"Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs","author":"stuijk","year":"0","journal-title":"Proc of DAC 2007"}],"event":{"name":"2011 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia)","start":{"date-parts":[[2011,10,13]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2011,10,14]]}},"container-title":["2011 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6081984\/6088514\/06088529.pdf?arnumber=6088529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,20]],"date-time":"2019-06-20T08:14:44Z","timestamp":1561018484000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6088529\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/estimedia.2011.6088529","relation":{},"subject":[],"published":{"date-parts":[[2011,10]]}}}