{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T00:15:48Z","timestamp":1756167348013,"version":"3.44.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/estimedia.2012.6507023","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T16:41:24Z","timestamp":1367599284000},"page":"12-18","source":"Crossref","is-referenced-by-count":1,"title":["Memory-centric VDF graph transformations for practical FPGA implementation"],"prefix":"10.1109","author":[{"given":"Matthew","family":"Milford","sequence":"first","affiliation":[{"name":"eStreams, The Institute of Electronics, Computer Science and Information Technology (ECIT), School of Electrical Engineering, Electronics and Computer Science, Queen's University Belfast"}]},{"given":"John","family":"McAllister","sequence":"additional","affiliation":[{"name":"eStreams, The Institute of Electronics, Computer Science and Information Technology (ECIT), School of Electrical Engineering, Electronics and Computer Science, Queen's University Belfast"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320146"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1201\/b10629","author":"engel","year":"2006","journal-title":"Real-Time Volume Graphics"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6199-6"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508189"},{"key":"2","first-page":"279","article-title":"Combining data reuse with data-level parallelization for FPGA targeted hard-ware compilation: A geometric programming framework","volume":"28","author":"liu","year":"2009","journal-title":"IEEE Trans CAD"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/2020876.2020907"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2012.6288211"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594785"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105324"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339557"},{"journal-title":"Virtex-6 Family Overview","year":"2011","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404167"}],"event":{"name":"2012 IEEE 10th Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia)","start":{"date-parts":[[2012,10,11]]},"location":"Tampere, Finland","end":{"date-parts":[[2012,10,12]]}},"container-title":["2012 IEEE 10th Symposium on Embedded Systems for Real-time Multimedia"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6504610\/6507015\/06507023.pdf?arnumber=6507023","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:19:20Z","timestamp":1756153160000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6507023\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/estimedia.2012.6507023","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}