{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:40:02Z","timestamp":1756154402923,"version":"3.44.0"},"reference-count":34,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/estimedia.2012.6507024","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T16:41:24Z","timestamp":1367599284000},"page":"19-26","source":"Crossref","is-referenced-by-count":2,"title":["TEACA: Thread ProgrEss Aware Coherence Adaption for hybrid coherence protocols"],"prefix":"10.1109","author":[{"given":"Jianhua","family":"Li","sequence":"first","affiliation":[{"name":"College of Computer Science & Technology, University of Science & Technology of China, China"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[{"name":"College of Computer Science & Technology, University of Science & Technology of China, China"}]},{"given":"Qingan","family":"Li","sequence":"additional","affiliation":[{"name":"College of Computer Science, Wuhan University, Wuhan, China"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"Department of Computer Science, City University of Hong Kong, Hong Kong"}]},{"given":"Yinlong","family":"Xu","sequence":"additional","affiliation":[{"name":"College of Computer Science & Technology, University of Science & Technology of China, China"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2010.27"},{"key":"17","first-page":"14","article-title":"The thrifty barrier: Energy-aware synchronization in shared-memory multiprocessors","author":"li","year":"2004","journal-title":"Proc 10th Int Symp High Performance Computer Architecture"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1201\/b10935"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854292"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854294"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.41"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921253"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01733-9","author":"sorin","year":"2011","journal-title":"A Primer on Memory Consistency and Cache Coherence"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333738"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081626"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.84"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/859639.859640"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/378993.378998"},{"key":"26","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (gems) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGArch Computer Architecture News"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995715"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.2"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771778"},{"key":"3","first-page":"88","article-title":"Tile64-processor: A 64-core soc with mesh interconnect","author":"bell","year":"2008","journal-title":"IEEE International Solid-State Circuits Conference ISSCC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798238"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155663"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108121"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454149"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234253"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"5"},{"key":"31","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/17356.17404","article-title":"A class of compatible cache consistency protocols and their support by the ieee futurebus","volume":"14","author":"sweazey","year":"1986","journal-title":"SIGARCH Comput Archit News"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"8"}],"event":{"name":"2012 IEEE 10th Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia)","start":{"date-parts":[[2012,10,11]]},"location":"Tampere, Finland","end":{"date-parts":[[2012,10,12]]}},"container-title":["2012 IEEE 10th Symposium on Embedded Systems for Real-time Multimedia"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6504610\/6507015\/06507024.pdf?arnumber=6507024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:19:19Z","timestamp":1756153159000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6507024\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/estimedia.2012.6507024","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}