{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T00:16:04Z","timestamp":1756167364487,"version":"3.44.0"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,10,1]],"date-time":"2012-10-01T00:00:00Z","timestamp":1349049600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,10]]},"DOI":"10.1109\/estimedia.2012.6507036","type":"proceedings-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T16:41:24Z","timestamp":1367599284000},"page":"97-106","source":"Crossref","is-referenced-by-count":0,"title":["Loop instruction caching for energy-efficient embedded multitasking processors"],"prefix":"10.1109","author":[{"given":"Ji","family":"Gu","sequence":"first","affiliation":[{"name":"Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto 606-8501, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"Ishihara","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto 606-8501, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyungsoo","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University, Kyoto 606-8501, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"443","article-title":"Power savings in embedded processors through decode filer cache","author":"tang","year":"2002","journal-title":"Proc Design Automation and Test in Europe (DATE-02)"},{"key":"17","first-page":"114","article-title":"Hotspot cache: Joint temporal and spatial locality exploitation for icache energy reduction","author":"yang","year":"2004","journal-title":"Proceedings of the international symposium on Low power electronics and design"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383085"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812292"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061270"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077690"},{"key":"11","first-page":"70","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers, and bit-line segmentation","author":"ghose","year":"1999","journal-title":"Proceedings of the international symposium on Low power electronics and design"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344610"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313944"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/92.645068"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/92.845897"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878315"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951728"},{"key":"25","first-page":"824","article-title":"Instruction buffering exploration for low energy VLIWs with instruction clusters","author":"aa","year":"2004","journal-title":"Proceedings of the 2004 Asia and South Pacific Design Automation Conference (ASP-DAC'04)"},{"key":"26","first-page":"197","article-title":"A case study of energy-efficient loop instruction cache design for embedded multitasking systems","author":"gu","year":"2012","journal-title":"Proceedings of the 1st International Conference on Smart Grids and Green IT Systems (SMARTGREENS2012)"},{"key":"27","first-page":"83","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE 4th Annual Workshop on Workload Characterization"},{"key":"28","first-page":"145","article-title":"Designing the lowpower m-core architecture","author":"scott","year":"1998","journal-title":"International Sympsium on Computer Architecture Power Driven Microarchitecture Workshop"},{"journal-title":"The SimpleScalar tool set version 2 0","year":"1997","author":"burger","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1698772.1698774"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.224"},{"key":"10","doi-asserted-by":"crossref","first-page":"732","DOI":"10.1145\/1278480.1278663","article-title":"automatic cache tuning for energy-efficiency using local regression modeling","author":"hallschmid","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"1","article-title":"Low power design and challenges in nanometer multicore era","author":"pan","year":"2009","journal-title":"IEEE CAS Melbourne and Victoria University"},{"journal-title":"CACTI An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model","year":"2008","author":"thoziyoor","key":"30"},{"journal-title":"Dinero IV Trace-Driven Uniprocessor Cache Simulator","year":"0","author":"edler","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878957"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1878921.1878945"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2066995"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147085"},{"key":"8","first-page":"260","article-title":"A design framework to efficiently explore energy-delay tradeoffs","author":"fornaciari","year":"2001","journal-title":"Proc 9th Int Symp Hardware\/Software Codesign (CODES)"}],"event":{"name":"2012 IEEE 10th Symposium on Embedded Systems for Real-time Multimedia (ESTIMedia)","start":{"date-parts":[[2012,10,11]]},"location":"Tampere, Finland","end":{"date-parts":[[2012,10,12]]}},"container-title":["2012 IEEE 10th Symposium on Embedded Systems for Real-time Multimedia"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6504610\/6507015\/06507036.pdf?arnumber=6507036","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:19:20Z","timestamp":1756153160000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6507036\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/estimedia.2012.6507036","relation":{},"subject":[],"published":{"date-parts":[[2012,10]]}}}