{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:38:37Z","timestamp":1725453517769},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1109\/estmed.2005.1518084","type":"proceedings-article","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T09:56:04Z","timestamp":1129629364000},"page":"107-112","source":"Crossref","is-referenced-by-count":2,"title":["A data oriented approach to the design of reconfigurable stream decoders"],"prefix":"10.1109","author":[{"given":"G.","family":"Agosta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Bruschi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Santambrogio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564830"},{"key":"2","article-title":"New HDL research challenges posed by dynamically reprogrammable hardware","author":"hogg","year":"1996","journal-title":"Proc APCHDL 96"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835167"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564815"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643613"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253670"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(02)00067-X"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707895"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307547"},{"key":"8","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/277044.277058","article-title":"Design and specification of embedded systems in Java using successive, formal refinement","author":"young","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"11","first-page":"367","article-title":"Synthesis of hardware structures from object oriented models","author":"radetzki","year":"1999","journal-title":"Proc Int Symp Integrated Circuits Devices and Systems (ISIC)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2004.10069"}],"event":{"name":"3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005.","start":{"date-parts":[[2005,9,23]]},"location":"New York, NY, USA","end":{"date-parts":[[2005,9,23]]}},"container-title":["3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10172\/32493\/01518084.pdf?arnumber=1518084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T20:12:45Z","timestamp":1497643965000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1518084\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/estmed.2005.1518084","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}