{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:36:02Z","timestamp":1729658162253,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/etfa.2003.1248700","type":"proceedings-article","created":{"date-parts":[[2004,3,23]],"date-time":"2004-03-23T21:02:41Z","timestamp":1080075761000},"page":"208-211","source":"Crossref","is-referenced-by-count":0,"title":["Different proposals to the multiplication of 3\u00d73 vision mask in VHDL for FPGA's"],"prefix":"10.1109","volume":"2","author":[{"given":"I.","family":"Bravo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Hernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gardel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Mateos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.L.","family":"Lazaro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Diaz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/A:1008155020711","article-title":"Reconfigurable Computing for Digital Signal Processing: A survay","volume":"28","author":"tessier","year":"0","journal-title":"Departmerit of Electrical and Computer Engineering University of Massachusetts Journal of VLSI Signal Processing"},{"article-title":"Techniques for FPGA Implementation of Video Compression Systems","year":"0","author":"schoner","key":"ref3"},{"journal-title":"Color Space Converter","year":"0","key":"ref10"},{"year":"0","key":"ref6"},{"key":"ref5","article-title":"Reconfigurable processors for High-Perforrrnance, Embedded Digital Signal Processing","author":"graham","year":"0","journal-title":"Brigham Young University USA"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"656","DOI":"10.1109\/4.839928","article-title":"A Low Logic Depth Complex Multiplier Using Distributed Arithmetic","volume":"35","author":"bekerman","year":"2000","journal-title":"IEEE Journal of Solid-Sate Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(99)00110-X"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(98)00040-X"},{"journal-title":"Virtex-II Data Sheet","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(01)00107-7"}],"event":{"name":"2003 IEEE Conference on Emerging Technologies and Factory Automation.","acronym":"ETFA-03","location":"Lisbon, Portugal"},"container-title":["EFTA 2003. 2003 IEEE Conference on Emerging Technologies and Factory Automation. Proceedings (Cat. No.03TH8696)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8826\/27958\/01248700.pdf?arnumber=1248700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:28:52Z","timestamp":1497587332000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1248700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/etfa.2003.1248700","relation":{},"subject":[]}}