{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:19:51Z","timestamp":1729610391444,"version":"3.28.0"},"reference-count":44,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/etfa.2014.7005063","type":"proceedings-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T16:34:59Z","timestamp":1421166899000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["Combating unpredictability in multicores through the multi-resource server"],"prefix":"10.1109","author":[{"given":"Rafia","family":"Inam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikael","family":"Sjodin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/ETFA.2012.6489714"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1109\/RTSS.2006.42"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1145\/2039370.2039388"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1145\/1289816.1289877"},{"key":"ref31","first-page":"145","article-title":"Bounding memory interference delay in COTS-based multicore systems","author":"kim","year":"2014","journal-title":"Proc 20th IEEE Real-Time Technology and Applications Symposium (RTAS' 14)"},{"key":"ref30","article-title":"Memory performance attacks: Denial of memory service in multi-core systems","author":"moscibroda","year":"2007","journal-title":"USENIX Security Symposium"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1007\/BF00365393"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/12.368008"},{"key":"ref35","first-page":"181","article-title":"Solutions for some practical problems in prioritised preemptive scheduling","author":"sha","year":"1986","journal-title":"Proc 7th IEEE Real-Time Systems Symposium (RTSS' 86)"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/REAL.1997.641292"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/1017753.1017772"},{"key":"ref40","first-page":"315","article-title":"Software-based cache partitioning for real-time applications","volume":"2","author":"wolfe","year":"1994","journal-title":"J of Comp Sofw Engi"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/EMRTS.2003.1212738"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/RTSS.2005.25"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ETFA.2011.6059016"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ECRTS.2008.28"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/RTSS.2007.24"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/1837274.1837359"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ECRTS.2012.32"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/RTTAS.1997.601360"},{"key":"ref19","article-title":"Cache-related preemption and migration delays: Empirical approximation and impact on schedulability","author":"bastoni","year":"2010","journal-title":"6th Annual Workshop (OSPERT' 10)"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/MICRO.2006.24"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/REAL.2003.1253249","article-title":"Periodic resource model for compositional real-time guarantees","author":"shin","year":"2003","journal-title":"Proc 24th IEEE Real-Time Systems Symp (RTSS'03)"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1145\/1006209.1006246"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1007\/BF02341920"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ETFA.2013.6648167"},{"key":"ref29","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref5","article-title":"Multi-core composability in the face of memory bus contention","author":"behnam","year":"2012","journal-title":"5th International Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS'12)"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1016\/j.jss.2013.12.040","article-title":"Predictable integration and reuse of executable real-time components","volume":"91","year":"2014","journal-title":"Journal of Systems and Software"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/RTAS.2014.6925986"},{"key":"ref2","first-page":"261","article-title":"Enhanced aperiodic responsiveness in hard real-time environments","author":"lehoczky","year":"1987","journal-title":"Proc 8th IEEE Real-Time Systems Symp (RTSS 87)"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TII.2009.2037918"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/7902.7905"},{"key":"ref20","article-title":"Estimation of cache related migration delays for multi-core processors with shared instruction caches","author":"hardy","year":"2009","journal-title":"(RTNS 09)"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/TrustCom.2011.146"},{"key":"ref21","first-page":"22:1","article-title":"Real-time performance analysis of multiprocessor systems with shared memory","volume":"10","author":"schliecker","year":"2011","journal-title":"ACM Transactions in Embedded Computing Systems"},{"key":"ref42","article-title":"Making shared caches more predictable on multicore platforms","author":"ward","year":"2013","journal-title":"Proceedings of the 25th Euromicro Conference on Real-Time Systems (ECRTS '13)"},{"key":"ref24","first-page":"367","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"14th IEEE International Symposium on High Performance Computer Architecture (HPCA)"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1145\/1629335.1629369"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1145\/216633.216677","article-title":"Compiler support for software-based cache partitioning","volume":"30","author":"mueller","year":"1995","journal-title":"SIGPLAN Not"},{"doi-asserted-by":"publisher","key":"ref44","DOI":"10.1109\/RTAS.2014.6925999"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1145\/1654059.1654074"},{"doi-asserted-by":"publisher","key":"ref43","DOI":"10.1145\/2370816.2370869"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/RTAS.2013.6531078"}],"event":{"name":"2014 IEEE Emerging Technology and Factory Automation (ETFA)","start":{"date-parts":[[2014,9,16]]},"location":"Barcelona, Spain","end":{"date-parts":[[2014,9,19]]}},"container-title":["Proceedings of the 2014 IEEE Emerging Technology and Factory Automation (ETFA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6994138\/7005023\/07005063.pdf?arnumber=7005063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T23:35:45Z","timestamp":1498174545000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7005063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/etfa.2014.7005063","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}