{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T01:04:54Z","timestamp":1774400694636,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/etfa.2017.8247615","type":"proceedings-article","created":{"date-parts":[[2018,1,8]],"date-time":"2018-01-08T22:42:04Z","timestamp":1515451324000},"page":"1-10","source":"Crossref","is-referenced-by-count":53,"title":["Memory interference characterization between CPU cores and integrated GPUs in mixed-criticality platforms"],"prefix":"10.1109","author":[{"given":"Roberto","family":"Cavicchioli","sequence":"first","affiliation":[]},{"given":"Nicola","family":"Capodieci","sequence":"additional","affiliation":[]},{"given":"Marko","family":"Bertogna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"yun","year":"2015","journal-title":"Protecting memory-performance critical sections in soft real-time applications"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.33"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"850","DOI":"10.1145\/2228360.2228513","article-title":"A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC","author":"min kyu jeong","year":"2012","journal-title":"DAC Design Automation Conference 2012 DAC"},{"key":"ref13","article-title":"Single core equivalent virtual machines for hard realtime computing on multicore processors","author":"sha","year":"2014","journal-title":"Tech Rep"},{"key":"ref14","article-title":"Uni-fied memory systems and methods","author":"rao","year":"2015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557152"},{"key":"ref16","article-title":"Nvidia tegra k1 white paper, a new era in mobile computing","year":"2014","journal-title":"NVIDIA Corporation"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.12"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-32094-6"},{"key":"ref19","article-title":"Nvidia tegra x1 white paper, nvidia? new mobile superchip","year":"2015","journal-title":"NVIDIA Corporation"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2007.119"},{"key":"ref3","article-title":"The opencl specification version 2. 0","author":"khronos","year":"2015","journal-title":"Khronos Group"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456952"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6925998"},{"key":"ref8","author":"yao","year":"2015","journal-title":"Global realtime memory-centric scheduling for multicore systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.146"},{"key":"ref2","article-title":"Programming guide version 8. 0","author":"nvidia","year":"2016","journal-title":"NVIDIA Corporation"},{"key":"ref9","first-page":"55","article-title":"Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"2013","journal-title":"Real-Time and Embedded Technology and Applications Symposium (RTAS) 2013 IEEE 19th"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.103"},{"key":"ref20","article-title":"Hyper-threading technology in the netburst® microarchitecture","author":"marr","year":"2002","journal-title":"14th Hot Chips"},{"key":"ref22","article-title":"The compute architecture of intel processor graphics gen 9, v. 1. 0","year":"2015","journal-title":"Intel White Paper"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2011.6152743"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SBESC.2011.41"},{"key":"ref23","first-page":"279","article-title":"lmbench: Portable tools for performanceanalysis","author":"mcvoy","year":"1996","journal-title":"USENIX Annual Technical Conference"},{"key":"ref26","article-title":"Intel 64 and ia-32 architectures. optimization reference manual","year":"2016","journal-title":"Intel Corporation"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26362-5_3"}],"event":{"name":"2017 22nd IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)","location":"Limassol","start":{"date-parts":[[2017,9,12]]},"end":{"date-parts":[[2017,9,15]]}},"container-title":["2017 22nd IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8233358\/8247555\/08247615.pdf?arnumber=8247615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T13:42:55Z","timestamp":1693402975000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8247615\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/etfa.2017.8247615","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}