{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,4]],"date-time":"2025-09-04T13:54:58Z","timestamp":1756994098742},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/ets.2012.6233001","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T19:41:10Z","timestamp":1342726870000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["DfT support for launch and capture power reduction in launch-off-capture testing"],"prefix":"10.1109","author":[{"given":"Samah Mohamed","family":"Saeed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"Multilevel hypergraph partitioning: Applications in vlsi domain","author":"karypis","year":"1998","journal-title":"Technical Report Department of Computer Science"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.18"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829797"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006091"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654124"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810734"},{"key":"14","first-page":"237","article-title":"Rtl scan design for skewed-load at-speed test under power constraints","author":"ko","year":"2006","journal-title":"International Conference on Computer Design"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469580"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2011.5941434"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923456"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.238615"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/92.311647"},{"key":"10","first-page":"1","article-title":"Pattern-directed circuit virtual partitioning for test power reduction","author":"xu","year":"2007","journal-title":"International Test Conference"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.86"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.18"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355649"}],"event":{"name":"2012 17th IEEE European Test Symposium (ETS)","start":{"date-parts":[[2012,5,28]]},"location":"Annecy, France","end":{"date-parts":[[2012,5,31]]}},"container-title":["2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6222773\/6232988\/06233001.pdf?arnumber=6233001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:19:22Z","timestamp":1490098762000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6233001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ets.2012.6233001","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}