{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:17Z","timestamp":1759147217079},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/ets.2012.6233004","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T19:41:10Z","timestamp":1342726870000},"page":"1-6","source":"Crossref","is-referenced-by-count":21,"title":["On-line software-based self-test of the Address Calculation Unit in RISC processors"],"prefix":"10.1109","author":[{"given":"P.","family":"Bernardi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Ciganda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"de Carvalho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Grosso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Lagos-Benites","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Sanchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Ballan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"MiniMIPS Processor","year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763092"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297675"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253736"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839486(410) 24"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"journal-title":"Road Vehicles-Functional Safety","year":"2009","key":"1"},{"journal-title":"Functional Random Instruction Testing (FRITS) Method for Complex Devices Such as Microprocessors","year":"2005","author":"parvathala","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.53"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.18"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/54.735923"},{"key":"4","first-page":"1","article-title":"Testing the IBM power 7 TM 4 GHz eight core microprocessor","author":"crafts","year":"2010","journal-title":"IEEE International Test Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-09426-7"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008305820979"}],"event":{"name":"2012 17th IEEE European Test Symposium (ETS)","start":{"date-parts":[[2012,5,28]]},"location":"Annecy, France","end":{"date-parts":[[2012,5,31]]}},"container-title":["2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6222773\/6232988\/06233004.pdf?arnumber=6233004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:22:05Z","timestamp":1490098925000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6233004\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ets.2012.6233004","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}