{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T05:38:38Z","timestamp":1777527518888,"version":"3.51.4"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/ets.2012.6233007","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T23:41:10Z","timestamp":1342741270000},"page":"1-6","source":"Crossref","is-referenced-by-count":24,"title":["Fault tolerant FPGA processor based on runtime reconfigurable modules"],"prefix":"10.1109","author":[{"given":"Mihalis","family":"Psarakis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Apostolakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","year":"2011","journal-title":"Hierarchical Design Methodology Guide"},{"key":"18","year":"2011","journal-title":"Partial Reconfiguration User Guide"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272463"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526471"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512759"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.119"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.20"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.16"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229305"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.85"},{"key":"10","first-page":"352","article-title":"A low-cost SEE mitigation solution for soft-processors embedded in systems on programmable chips","author":"sonza reorda","year":"2009","journal-title":"Proc Design Automation and Test in Europe (DATE) Conf"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.18"},{"key":"6","first-page":"137","article-title":"Column-based precompiled configuration techniques for FPGA","author":"huang","year":"2001","journal-title":"IEEE Symp Field-Programmable Custom Comput Machines"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903403"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/24.914546"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2013237"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560223"}],"event":{"name":"2012 17th IEEE European Test Symposium (ETS)","location":"Annecy, France","start":{"date-parts":[[2012,5,28]]},"end":{"date-parts":[[2012,5,31]]}},"container-title":["2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6222773\/6232988\/06233007.pdf?arnumber=6233007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:22:08Z","timestamp":1490113328000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6233007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ets.2012.6233007","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}