{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T23:13:47Z","timestamp":1776813227658,"version":"3.51.2"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1109\/ets.2012.6233020","type":"proceedings-article","created":{"date-parts":[[2012,7,19]],"date-time":"2012-07-19T23:41:10Z","timestamp":1342741270000},"page":"1-6","source":"Crossref","is-referenced-by-count":18,"title":["Combining dynamic slicing and mutation operators for ESL correction"],"prefix":"10.1109","author":[{"given":"Urmas","family":"Repinski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hanno","family":"Hantson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Di Guglielmo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Graziano","family":"Pravadelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICST.2010.66"},{"key":"17","article-title":"Automatic error diagnosis and correction for RTL designs","author":"chang","year":"2007","journal-title":"Proc Workshop High-Level Design Validation and Test (HLDVT)"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358111"},{"key":"15","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1007\/3-540-60385-9_11","article-title":"Design error diagnosis in sequential circuits","volume":"987","author":"wahba","year":"1995","journal-title":"Lecture Notes in Computer Science"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337569"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.3141"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560184"},{"key":"11","first-page":"23","article-title":"Satisfiability modulo theories: An appetizer","author":"de moura","year":"2009","journal-title":"Formal Methods: Foundations and Applications"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76898"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-7373(85)80054-7"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1101908.1101949"},{"key":"22","article-title":"Using GDB: A guide to the GNU source-level debugger","author":"stallman","year":"1991","journal-title":"Free Software Foundation"},{"key":"23","year":"0","journal-title":"Siemens Benchmark Suite"},{"key":"24","year":"0","journal-title":"DIAMOND Project Website"},{"key":"25","first-page":"448","article-title":"Distinguishing hammocks in a directed graph","volume":"16","author":"ka'janov","year":"1975","journal-title":"Soviet Math Doklady"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1984.5010248"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(88)90054-3"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218136"},{"key":"3","author":"pressman","year":"1992","journal-title":"Software Engineering - A Practitioner's approach"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9255-7"},{"key":"10","first-page":"91","article-title":"Automated error localization and correction for imperative programs","author":"konighofer","year":"2011","journal-title":"Proc Formal Methods in Computer-Aided Design"},{"key":"1","author":"bailey","year":"2007","journal-title":"ESL Design and Verification A Prescription for Electronic System Level Methodology"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1142\/S021819400900426X"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2009.09.037"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2006.105"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065014"},{"key":"9","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1007\/11560548_6","article-title":"Finding and fixing faults","author":"staber","year":"2005","journal-title":"Proc Correct Hardware Designs and Verification Methods"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1062455.1062522"}],"event":{"name":"2012 17th IEEE European Test Symposium (ETS)","location":"Annecy, France","start":{"date-parts":[[2012,5,28]]},"end":{"date-parts":[[2012,5,31]]}},"container-title":["2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6222773\/6232988\/06233020.pdf?arnumber=6233020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T21:37:48Z","timestamp":1497994668000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6233020\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,5]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/ets.2012.6233020","relation":{},"subject":[],"published":{"date-parts":[[2012,5]]}}}