{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:57:32Z","timestamp":1725404252004},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,5]]},"DOI":"10.1109\/ets.2013.6569350","type":"proceedings-article","created":{"date-parts":[[2013,8,2]],"date-time":"2013-08-02T21:16:01Z","timestamp":1375478161000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["Automated DfT insertion and test generation for 3D-SICs with embedded cores and multiple towers"],"prefix":"10.1109","author":[{"given":"Christos","family":"Papameletis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brion","family":"Keller","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"Chickermane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik Jan","family":"Marinissen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.169"},{"key":"22","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"2005","journal-title":"Proceedings International Workshop on Logic Synthesis"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139180"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387393"},{"journal-title":"IEEE Standard Test Access Port and Boundary-Scan Architecture","year":"2001","key":"15"},{"journal-title":"IEEE Standard Testability Method for Embedded Core-Based Integrated Circuits","year":"2005","key":"16"},{"key":"13","first-page":"124","article-title":"Dft architecture and atpg for interconnect tests of jedecwide-i\/o memory-on-logic die stacks","author":"deutsch","year":"2012","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"journal-title":"Wide I\/O Single Data Rate JEDEC Standard JESD229","year":"2011","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5269-9"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.58"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.52"},{"key":"2","article-title":"A scan-island based design enabling prebond testability in die-stacked microprocessors","author":"lewis","year":"2007","journal-title":"Proceedings IEEE International Test Conference (ITC) October"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.80"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751450"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5233-8"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081381"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512787"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687434"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187469"}],"event":{"name":"2013 18th IEEE European Test Symposium (ETS)","start":{"date-parts":[[2013,5,27]]},"location":"Avignon, France","end":{"date-parts":[[2013,5,30]]}},"container-title":["2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6558538\/6569335\/06569350.pdf?arnumber=6569350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:35:47Z","timestamp":1490218547000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6569350\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/ets.2013.6569350","relation":{},"subject":[],"published":{"date-parts":[[2013,5]]}}}