{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T19:14:33Z","timestamp":1767986073405,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/ets.2014.6847821","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T11:18:23Z","timestamp":1406632703000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["Secure and efficient LBIST for feedback shift register-based cryptographic systems"],"prefix":"10.1109","author":[{"given":"Elena","family":"Dubrova","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mats","family":"Naslund","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Goran","family":"Selander","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"13","article-title":"Modular testing and built-in self-test of embedded cores in system-on-chip integrated circuits","author":"chakrabarty","year":"2006","journal-title":"The Embedded Systems Handbook"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294857"},{"key":"12","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1016\/S0167-9260(98)00021-2","article-title":"Bist for systems-on-A-chip","volume":"26","author":"wunderlich","year":"1998","journal-title":"Integration the VLSI Journal"},{"key":"3","author":"cusick","year":"2009","journal-title":"Cryptographic Boolean functions and Applications"},{"key":"2","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/978-3-642-40349-1_12","article-title":"Stealthy dopantlevel hardware trojans","author":"becker","year":"2013","journal-title":"Proceedings of Cryptographic Hardware and Embedded Systems (CHES'2013) LNCS 8086"},{"key":"1","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1007\/978-3-540-68351-3_19","article-title":"Asic hardware performance","author":"good","year":"2008","journal-title":"New Stream Cipher Designs The eSTREAM Finalists LNCS 4986"},{"key":"10","author":"golomb","year":"1982","journal-title":"Shift Register Sequences"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1080\/00207219108921277"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544389"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223475"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-68351-3_14"},{"key":"8","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1007\/978-3-540-68351-3_18","author":"cannie?re","year":"2008","journal-title":"Trivium New Stream Cipher Designs The ESTREAM Finalists LNCS 4986"}],"event":{"name":"2014 19th IEEE European Test Symposium (ETS)","location":"Paderborn, Germany","start":{"date-parts":[[2014,5,26]]},"end":{"date-parts":[[2014,5,30]]}},"container-title":["2014 19th IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6842412\/6847779\/06847821.pdf?arnumber=6847821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,13]],"date-time":"2019-08-13T05:01:11Z","timestamp":1565672471000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6847821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ets.2014.6847821","relation":{},"subject":[],"published":{"date-parts":[[2014,5]]}}}