{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T05:33:21Z","timestamp":1725600801501},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/ets.2015.7138733","type":"proceedings-article","created":{"date-parts":[[2015,7,6]],"date-time":"2015-07-06T17:22:30Z","timestamp":1436203350000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["An effective hybrid fault-tolerant architecture for pipelined cores"],"prefix":"10.1109","author":[{"given":"I.","family":"Wali","sequence":"first","affiliation":[]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[]},{"given":"L.","family":"Dilillo","sequence":"additional","affiliation":[]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.89"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231079"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1145\/545214.545228","article-title":"ReVive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors","author":"prvulovic","year":"2002","journal-title":"Int Symp on Computer Architecture"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2001.991120","article-title":"Dual use of Superscalar Datapath for Transient-Fault Detection and Recovery","author":"ray","year":"2001","journal-title":"Int Symp on Microarchitecture"},{"key":"ref14","first-page":"43","article-title":"Probabilistic logics and synthesis of reliable organisms from unreliable components","author":"von neumann","year":"1956","journal-title":"Automata Studies"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1996.558250"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951734"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315626"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2009.5270340"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024881"},{"key":"ref8","first-page":"21","article-title":"A Stage-Level Recovery Scheme in Scalable Pipeline Modules for High Dependability","author":"yao","year":"2010","journal-title":"International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771786"},{"key":"ref2","article-title":"Fault Tolerant Systems","author":"koren","year":"2007","journal-title":"Morgan Kaufmann Publishers"},{"year":"2013","key":"ref1","article-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364449"}],"event":{"name":"2015 20th IEEE European Test Symposium (ETS)","start":{"date-parts":[[2015,5,25]]},"location":"Cluj-Napoca, Romania","end":{"date-parts":[[2015,5,29]]}},"container-title":["2015 20th IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7127855\/7138715\/07138733.pdf?arnumber=7138733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,27]],"date-time":"2019-08-27T21:26:48Z","timestamp":1566941208000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7138733\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ets.2015.7138733","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}