{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:01:38Z","timestamp":1776441698594,"version":"3.51.2"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/ets.2015.7138734","type":"proceedings-article","created":{"date-parts":[[2015,7,6]],"date-time":"2015-07-06T17:22:30Z","timestamp":1436203350000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["An ECC-based memory architecture with online self-repair capabilities for reliability enhancement"],"prefix":"10.1109","author":[{"given":"Gian","family":"Mayuga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuta","family":"Yamato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomokazu","family":"Yoneda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michiko","family":"Inoue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuo","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-7958-2","article-title":"Nanoscale Memory Repair","author":"horiguchi","year":"2011"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/24.994929"},{"key":"ref6","first-page":"81","article-title":"An Integrated ECC and Redundancy Repair Scheme for Memory Reliability Enhancement","author":"su","year":"2005","journal-title":"Proc IEEE International Symposium Defect and Fault Tolerance in VLSI Systems (DFT 2005)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.543708"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604082"},{"key":"ref12","first-page":"393","article-title":"A Built-In Self-Repair Scheme for Semiconductor Memories with 2-D Redundancy","author":"li","year":"2003","journal-title":"Proc Intl Test Conf (ITC 2003)"},{"key":"ref8","author":"jacob","year":"2007","journal-title":"Memory Systems Cache DRAM Disk Morgan Kaufmann Publishers Inc"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401576"},{"key":"ref9","author":"sharma","year":"1997","journal-title":"Semiconductor Memories Technology Testing and Reliability"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.92"}],"event":{"name":"2015 20th IEEE European Test Symposium (ETS)","location":"Cluj-Napoca, Romania","start":{"date-parts":[[2015,5,25]]},"end":{"date-parts":[[2015,5,29]]}},"container-title":["2015 20th IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7127855\/7138715\/07138734.pdf?arnumber=7138734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T11:12:24Z","timestamp":1498216344000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7138734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ets.2015.7138734","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}