{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:08:46Z","timestamp":1761581326066},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1109\/ets.2015.7138773","type":"proceedings-article","created":{"date-parts":[[2015,7,6]],"date-time":"2015-07-06T17:22:30Z","timestamp":1436203350000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["Identification of high power consuming areas with gate type and logic level information"],"prefix":"10.1109","author":[{"given":"Kohei","family":"Miyase","sequence":"first","affiliation":[]},{"given":"Matthias","family":"Sauer","sequence":"additional","affiliation":[]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[]},{"given":"Seiji","family":"Kajihara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375221"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401548"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2163159"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401549"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139164"},{"key":"ref4","first-page":"265","article-title":"On Low-Capture-Power Test Generation for Scan Testing","author":"wen","year":"2005","journal-title":"Proc VLSI Test Symp"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358089"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297694"},{"key":"ref5","article-title":"Low-Capture-Power Test Generation for Scan-Based At-Speed Testing","author":"wen","year":"2005","journal-title":"Proc Int'l Test Conf Paper 39 2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.34"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.101"},{"journal-title":"Power-Aware Testing and Test Strategies for Low Power Devices Springer New York","year":"2009","author":"girard","key":"ref2"},{"key":"ref1","article-title":"VLSI","author":"wang","year":"2006","journal-title":"Test Principles and Architectures Design for Testability Morgan Kaufmann San Francisco"},{"key":"ref9","first-page":"533","article-title":"Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design","author":"ahmed","year":"2007","journal-title":"Proc Design Automation Conf"}],"event":{"name":"2015 20th IEEE European Test Symposium (ETS)","start":{"date-parts":[[2015,5,25]]},"location":"Cluj-Napoca, Romania","end":{"date-parts":[[2015,5,29]]}},"container-title":["2015 20th IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7127855\/7138715\/07138773.pdf?arnumber=7138773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:10:06Z","timestamp":1490364606000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7138773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ets.2015.7138773","relation":{},"subject":[],"published":{"date-parts":[[2015,5]]}}}