{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:32:14Z","timestamp":1725607934449},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/ets.2016.7519290","type":"proceedings-article","created":{"date-parts":[[2016,7,25]],"date-time":"2016-07-25T20:38:17Z","timestamp":1469479097000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["Formal verification of secure reconfigurable scan network infrastructure"],"prefix":"10.1109","author":[{"given":"Michael A.","family":"Kochte","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rafal","family":"Baranowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthias","family":"Sauer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bernd","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.28"},{"journal-title":"Datasheet","year":"2014","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651903"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391266"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-014-5484-2"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116256"},{"key":"ref14","article-title":"Industrial challenges of bugs and defects","author":"kumar","year":"2013","journal-title":"NSF\/SRC\/DFG Joint Workshop on Bugs and Defects in Electronic Systems The Next Frontier"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401555"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2699863"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.2307\/2963594"},{"article-title":"Method and Apparatus to Check the Integrity of Scan Chain Connectivity by Traversing the Test Logic of the Device","year":"2002","author":"fisher","key":"ref18"},{"key":"ref19","first-page":"462","article-title":"A Logic Design Structure for LSI Testability","author":"eichelberger","year":"1977","journal-title":"Proc ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70545-1_38"},{"journal-title":"IEEE Computer Society","year":"2014","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2004.22"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297620"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319691"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.098"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.155"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2014.2304492"},{"journal-title":"Introduction to Hardware Security and Trust","year":"2011","author":"tehranipoor","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432680"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7563-8"},{"key":"ref20","first-page":"358","article-title":"A Comprehensive Approach to Assessing and Analyzing 1149.1 Test Logic","author":"melocco","year":"2003","journal-title":"Proc IEEE Int'l Test Conference (ITC)"},{"key":"ref22","article-title":"Scan Chain Verification Using Symbolic Simulation","author":"kamepalli","year":"2006","journal-title":"Patent"},{"key":"ref21","article-title":"Towards an IEEE P1500 Verification Infrastructure: A Comprehensive Approach","author":"diamantidis","year":"2005","journal-title":"Proc IEEE Int'l Workshop on Infrastructure IP"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.275352"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-40922-X_8"},{"key":"ref26","first-page":"1","article-title":"Interpolation and SAT-Based Model Checking","author":"mcmillan","year":"2003","journal-title":"Int'l Conference ComputerAided Verification"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-011-0122-4"}],"event":{"name":"2016 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2016,5,23]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 21th IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7510593\/7519270\/07519290.pdf?arnumber=7519290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,26]],"date-time":"2016-09-26T14:32:13Z","timestamp":1474900333000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7519290\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/ets.2016.7519290","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}