{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:56:03Z","timestamp":1729619763411,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/ets.2016.7519294","type":"proceedings-article","created":{"date-parts":[[2016,7,25]],"date-time":"2016-07-25T16:38:17Z","timestamp":1469464697000},"page":"1-2","source":"Crossref","is-referenced-by-count":3,"title":["On the diagnostic analysis of IEEE 1687 networks"],"prefix":"10.1109","author":[{"given":"R.","family":"Cantoro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Montazeri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F. Ghani","family":"Zadegan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Larsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Access Time Minimization in IEEE 1687 Networks","author":"krenz-baath","year":"2015","journal-title":"IEEE International Test Conference"},{"article-title":"Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref11"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1109\/MDT.2008.83","article-title":"Survey of Scan Chain Diagnosis","volume":"25","author":"yu","year":"2008","journal-title":"IEEE Design & Test of Computers"},{"key":"ref13","article-title":"Distributed dynamic partitioning based diagnosis of scan chain","author":"yu","year":"2013","journal-title":"IEEE 31st VLSI Test Symposium (VTS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2333691"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.80"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.155"},{"key":"ref6","first-page":"364","article-title":"ATPG for Scan Chain Latches and Flip-Flops","author":"makar","year":"1997","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124822"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041802"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.13"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763228"},{"year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.7447934"}],"event":{"name":"2016 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2016,5,23]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 21th IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7510593\/7519270\/07519294.pdf?arnumber=7519294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:07:46Z","timestamp":1498316866000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7519294\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ets.2016.7519294","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}