{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:20:57Z","timestamp":1761394857447},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/ets.2016.7519305","type":"proceedings-article","created":{"date-parts":[[2016,7,25]],"date-time":"2016-07-25T20:38:17Z","timestamp":1469479097000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["Behavior and test of open-gate defects in FinFET based cells"],"prefix":"10.1109","author":[{"given":"F.","family":"Mesalles","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Villacorta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Champac","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085398"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531970"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372597"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2013.6765268"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.19"},{"key":"ref16","first-page":"3.7.1","article-title":"A 14nm Logic Technology Featuring 2nd-Generation FinFET, Air-Gapped Interconnects, Self-Aligned Double Patterning and a 0.0588 ?m2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEEE International Electron Devices Meeting (IEDM)"},{"year":"0","key":"ref17"},{"key":"ref4","article-title":"Effectiveness of Low-Voltage Testing to Detect Interconnect Open Defects Under Process Variations","author":"moreno","year":"2015","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"key":"ref6","article-title":"New Approaches to Improving Quality and Accelerating Yield Ramp for FinFET Technology","author":"sawicki","year":"2013","journal-title":"Semicon West"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909796"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169807"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref2","first-page":"343","article-title":"Resistive Bridge Fault Model Evolution From Conventional to Ultra Deep Submicron Technologies","author":"polian","year":"2005","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.881001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401565"}],"event":{"name":"2016 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2016,5,23]]},"location":"Amsterdam, Netherlands","end":{"date-parts":[[2016,5,27]]}},"container-title":["2016 21th IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7510593\/7519270\/07519305.pdf?arnumber=7519305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,26]],"date-time":"2016-09-26T14:32:21Z","timestamp":1474900341000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7519305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ets.2016.7519305","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}