{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:25:01Z","timestamp":1761989101189,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/ets.2017.7968233","type":"proceedings-article","created":{"date-parts":[[2017,7,10]],"date-time":"2017-07-10T17:54:01Z","timestamp":1499709241000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["Refresh frequency reduction of data stored in SSDs based on A-timer and timestamps"],"prefix":"10.1109","author":[{"given":"Marcelino","family":"Seif","sequence":"first","affiliation":[]},{"given":"Emna","family":"Farjallah","sequence":"additional","affiliation":[]},{"given":"Franck","family":"Badets","sequence":"additional","affiliation":[]},{"given":"Emna","family":"Chabchoub","sequence":"additional","affiliation":[]},{"given":"Christophe","family":"Layer","sequence":"additional","affiliation":[]},{"given":"Jean-Marc","family":"Armani","sequence":"additional","affiliation":[]},{"given":"Francis","family":"Joffre","sequence":"additional","affiliation":[]},{"given":"Costin","family":"Anghel","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Dilillo","sequence":"additional","affiliation":[]},{"given":"Valentin","family":"Gherman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2241065"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2366231.2337161","article-title":"RAIDR: retention-aware intelligent DRAM refresh","volume":"40","author":"liu","year":"2012","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208284"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1145\/2796314.2745848","article-title":"A large-scale study of flash memory failures in the field","author":"meza","year":"2015","journal-title":"ACM SIGMETRICS Conf Measurement and Modeling of Comput Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.836721"},{"journal-title":"Micron Technology","article-title":"TN-12–30: NOR flash cycling endurance and data retention introduction","year":"2013","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168954"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056062"},{"journal-title":"The definitive guide to the ARM cortex-MO","year":"2011","author":"yiu","key":"ref27"},{"key":"ref3","first-page":"140","article-title":"Error analysis and retention-aware error management for flash memory","volume":"17","author":"cai","year":"2013","journal-title":"Intel Technology Journal"},{"journal-title":"What Is Storage Class Memory?","year":"2011","author":"crump","key":"ref6"},{"key":"ref5","first-page":"428","article-title":"Hybrid solid-state disks: combining heterogeneous NAND Flash in large SSDs","author":"chang","year":"2008","journal-title":"IEEE Asia and South Pacific Design Automation Conference"},{"journal-title":"JESD218","article-title":"Solid-state drive (SSD) requirements and endurance test method","year":"2011","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2631919"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"journal-title":"JEP122G","article-title":"Failure mechanisms and models for semiconductor devices","year":"2011","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2629562"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283903"},{"journal-title":"White Paper","article-title":"WP001 - Flash management\/ A detailed overview of flash management techniques","year":"2013","key":"ref22"},{"journal-title":"The challenges of scaling nonvolatile memory in embedded systems - How Micron e·MMC embedded memory simplifies high-capacity storage","year":"2013","author":"ruggeri","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.14778\/2536360.2536372"},{"journal-title":"Seagate Technology LLC","article-title":"SSD over-provisioning and its benefits","year":"2016","key":"ref23"},{"journal-title":"SWISS","article-title":"X-500 \/ X-55 series SLC vs. EM-MLC","year":"2014","key":"ref26"},{"key":"ref25","article-title":"Beyond capacity: storage architecture choices for the modern datacenter","author":"sundby","year":"2014","journal-title":"White Paper IDC Analyze the Future Sponsored by Toshiba"}],"event":{"name":"2017 22nd IEEE European Test Symposium (ETS)","start":{"date-parts":[[2017,5,22]]},"location":"Limassol, Cyprus","end":{"date-parts":[[2017,5,26]]}},"container-title":["2017 22nd IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7960777\/7968199\/07968233.pdf?arnumber=7968233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,29]],"date-time":"2019-09-29T06:34:32Z","timestamp":1569738872000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7968233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ets.2017.7968233","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}