{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:37:53Z","timestamp":1725539873100},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/ets.2017.7968237","type":"proceedings-article","created":{"date-parts":[[2017,7,10]],"date-time":"2017-07-10T17:54:01Z","timestamp":1499709241000},"source":"Crossref","is-referenced-by-count":13,"title":["Coverage-driven mixed-signal verification of smart power ICs in a UVM environment"],"prefix":"10.1109","author":[{"given":"Sebastian","family":"Simon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deeksha","family":"Bhat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Rath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jerome","family":"Kirscher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linus","family":"Maurer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2016.7880388"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742989"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2016.7520718"},{"key":"ref13","first-page":"31","article-title":"Accelerating Coverage Collection for Mixed-Signal Systems in a UVM Environment","author":"simon","year":"2015","journal-title":"Forum on specification and Design Languages (FDL)"},{"key":"ref14","author":"simon","year":"2014","journal-title":"Automated Comparison of Analog Behavior in a UVM Environment"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753556"},{"key":"ref16","article-title":"Bringing continuous domain into systemverilog cover-groups","author":"bhattacharya","year":"2012","journal-title":"Design and Verification Conference"},{"key":"ref17","year":"2013","journal-title":"IEEE Standard for System Verilog Unified Hardware Design Specification and Verification Language"},{"key":"ref18","article-title":"Hybrid Electric and Electric Cars - Elec-tromobility driven by Semiconductor Innovations","year":"2014","journal-title":"Infineon Technologies AG"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339407"},{"key":"ref3","article-title":"Metric driven verification of mixed-signal designs","author":"khan","year":"2011","journal-title":"Design and Verification Conference"},{"key":"ref6","article-title":"Extending Constrained Random Verification to mixed-signal Automotive Power Devices using a nonstationary Markov Process","author":"nirmaier","year":"2011","journal-title":"ITC'II International Workshop on Silicon Debug & Diagnosis"},{"key":"ref5","author":"yang","year":"2014","journal-title":"Metric Driven Mixed-Signal Verification Methodology and Practices for Complex Mixed-signal ASSPs"},{"key":"ref8","article-title":"Functional Coverage Collection for Analog Circuits - Enabling Seamless Collaboration Between Design and Verification","author":"ye","year":"2016","journal-title":"Design and Verification Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.2014.6966446"},{"key":"ref2","article-title":"From spec to verification closure: a case study of applying uvm-ms for first pass success to a complex mixed-signal soc design","author":"khan","year":"2012","journal-title":"Design and Verification Conference"},{"key":"ref1","article-title":"Mixed-Signal Design Challenges and Requirements","author":"naviasky","year":"2011","journal-title":"Cadence Design Systems Inc Tech Rep"},{"key":"ref9","article-title":"Detecting Design Flaws using Analog State Space Coverage","author":"f\u00fcrtig","year":"2015","journal-title":"Forum on specification and Design Languages (FDL)"}],"event":{"name":"2017 22nd IEEE European Test Symposium (ETS)","location":"Limassol, Cyprus","start":{"date-parts":[[2017,5,22]]},"end":{"date-parts":[[2017,5,26]]}},"container-title":["2017 22nd IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7960777\/7968199\/07968237.pdf?arnumber=7968237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,2]],"date-time":"2017-10-02T23:08:53Z","timestamp":1506985733000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7968237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ets.2017.7968237","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}