{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T14:57:39Z","timestamp":1773413859446,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/ets.2017.7968248","type":"proceedings-article","created":{"date-parts":[[2017,7,10]],"date-time":"2017-07-10T17:54:01Z","timestamp":1499709241000},"page":"1-6","source":"Crossref","is-referenced-by-count":28,"title":["Scan chain encryption for the test, diagnosis and debug of secure circuits"],"prefix":"10.1109","author":[{"given":"Mathieu","family":"Da Silva","sequence":"first","affiliation":[]},{"given":"Marie-lise","family":"Flottes","sequence":"additional","affiliation":[]},{"given":"Giorgio","family":"Di Natale","sequence":"additional","affiliation":[]},{"given":"Bruno","family":"Rouzeyre","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Prinetto","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Restifo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2015EDL8100"},{"key":"ref11","first-page":"947","article-title":"Thwarting Scan-Based Attacks on Secure-ICs With On-Chip Comparison","author":"da rolt","year":"2013","journal-title":"IEEE Trans Very Large Scale Integrat (VLSI) Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.9"},{"key":"ref13","first-page":"450","author":"cipher","year":"2007","journal-title":"CHES 2007 4727 of LNCS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2010045"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008378912411"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9086-6"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.30"},{"key":"ref3","first-page":"135","author":"yang","year":"2005","journal-title":"Secure scan a design-for-test architecture for crypto chips"},{"key":"ref6","first-page":"234","author":"ali","year":"2013","journal-title":"VLSI-SoC"},{"key":"ref5","first-page":"246","author":"darolt","year":"2012","journal-title":"VTS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2089071"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2008.86"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","author":"daemen","year":"2002","journal-title":"The Design of Rijndael"},{"key":"ref1","first-page":"339","author":"yang","year":"2004","journal-title":"Scan Based Side Channel Attack on Dedicated Hardware Implementations of Data Encryption Standard"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/OLT.2004.1319691","article-title":"Scan design and secure chip","author":"hely","year":"2004","journal-title":"Proc IEEE Int On-Line Test Symp"}],"event":{"name":"2017 22nd IEEE European Test Symposium (ETS)","location":"Limassol, Cyprus","start":{"date-parts":[[2017,5,22]]},"end":{"date-parts":[[2017,5,26]]}},"container-title":["2017 22nd IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7960777\/7968199\/07968248.pdf?arnumber=7968248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,29]],"date-time":"2019-09-29T06:34:26Z","timestamp":1569738866000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7968248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ets.2017.7968248","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}