{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:39:30Z","timestamp":1762252770551,"version":"3.41.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/ets.2018.8400690","type":"proceedings-article","created":{"date-parts":[[2018,7,3]],"date-time":"2018-07-03T00:00:42Z","timestamp":1530576042000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["IEEE Std P1838's flexible parallel port and its specification with Google's protocol buffers"],"prefix":"10.1109","author":[{"given":"Yu","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hailong","family":"Jiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adam","family":"Cron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandeep","family":"Bhatia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik Jan","family":"Marinissen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Genus GUI Guide","year":"2017","key":"ref31"},{"journal-title":"IEEE Standard for Verilog Hardware Description IEEE","year":"2006","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702351"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.12"},{"journal-title":"Test Access Architecture for TSV-Based 3D Stacked ICs Priority date September 20 2010 Patent granted January 19 2016","year":"0","author":"marinissen","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751450"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5269-9"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401569"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.29"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.83"},{"journal-title":"IEEE P1838 Web Site","year":"0","author":"adham","key":"ref19"},{"journal-title":"Protocol Buffers","year":"1999","key":"ref28"},{"journal-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity Bandwidth and Power Efficiency","year":"2010","author":"saban","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035332"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4939-1556-9","author":"qu","year":"2015","journal-title":"MicroCSP Wafer Level Chip Scale Package"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2624284"},{"key":"ref29","article-title":"Designs, Lessons and Advice from Building Large Distributed Systems","author":"dean","year":"2009","journal-title":"3rd ACM SIGOPS International Workshop on Large Scale Distributed Systems and Middleware"},{"key":"ref5","article-title":"A 0. 9 pJ\/bit, 12. 8 GByte\/s WideIO Memory Interface in a 3D-IC NoC-Based MPSoC","author":"detoit","year":"2013","journal-title":"Symposium on VLSI Technology"},{"key":"ref8","first-page":"1277","article-title":"Challenges and Emerging Solutions in Testing TSV-Based 2. 5D-and 3D-Stacked ICs","author":"marinissen","year":"2012","journal-title":"Proceedings Design Automation and Test in Europe (DATE)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-ASIA.2017.8097117"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544837"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2419227"},{"key":"ref1","article-title":"Roadmap Says CMOS Ends-2024; IRDS points to chip stacks, new architectures","author":"merritt","year":"2017","journal-title":"EE Times"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519330"},{"journal-title":"IEEE Standard Testability Method for Embedded Core-based Integrated Circuits IEEE","year":"2005","key":"ref22"},{"journal-title":"IEEE standard test access port and boundary scan architecture","year":"2013","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2424422"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.52"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.21"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.65"}],"event":{"name":"2018 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2018,5,28]]},"location":"Bremen","end":{"date-parts":[[2018,6,1]]}},"container-title":["2018 IEEE 23rd European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8392663\/8400674\/08400690.pdf?arnumber=8400690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T14:21:07Z","timestamp":1751725267000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8400690\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/ets.2018.8400690","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}