{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T10:04:44Z","timestamp":1760609084865,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/ets.2018.8400691","type":"proceedings-article","created":{"date-parts":[[2018,7,3]],"date-time":"2018-07-03T00:00:42Z","timestamp":1530576042000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["A software reconfigurable assertion checking unit for run-time error detection"],"prefix":"10.1109","author":[{"given":"Yumin","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Sebastian","family":"Burg","sequence":"additional","affiliation":[]},{"given":"Oliver","family":"Bringmann","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Rosenstiel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-013-0199-z"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2016.7604676"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889578"},{"key":"ref13","article-title":"Simulation-guided property checking based on a multi-valued ar-automata","author":"ruf","year":"2000","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"ref14","first-page":"120","article-title":"Optimized temporal logic compilation","volume":"9","author":"krebs","year":"2003","journal-title":"J UCS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2014.7035579"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISBA.2016.7477242"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1145\/1297666.1297670","article-title":"Automata-based assertion-checker synthesis of ps1 properties","volume":"13","author":"boul\u00e9","year":"2008","journal-title":"ACM TODAES"},{"journal-title":"Focs property checkers generator version 2 04","year":"2007","author":"alphaworks","key":"ref3"},{"journal-title":"A Practical Guide for SystemVerilog Assertions","year":"2005","author":"vijayaraghavan","key":"ref6"},{"key":"ref5","article-title":"Property specification language reference manual","author":"albin","year":"2004","journal-title":"Technical Report Version 1 1 Accellera Tech Rep"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060209"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"journal-title":"Post-Silicon and Runtime Verification for Modern Processors","year":"2010","author":"wagner","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SEsCPS.2015.11"},{"key":"ref9","article-title":"A case study of time-multiplexed assertion checking for post-silicon debugging","author":"gao","year":"2010","journal-title":"HLDVT"}],"event":{"name":"2018 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2018,5,28]]},"location":"Bremen","end":{"date-parts":[[2018,6,1]]}},"container-title":["2018 IEEE 23rd European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8392663\/8400674\/08400691.pdf?arnumber=8400691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T16:20:55Z","timestamp":1643214055000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8400691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ets.2018.8400691","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}