{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T03:36:15Z","timestamp":1779334575246,"version":"3.51.4"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/ets.2018.8400696","type":"proceedings-article","created":{"date-parts":[[2018,7,3]],"date-time":"2018-07-03T00:00:42Z","timestamp":1530576042000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Sense amplifier offset characterisation and test implications for low-voltage SRAMs in 65 nm"],"prefix":"10.1109","author":[{"given":"Dhruv","family":"Patel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Derek","family":"Wright","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manoj","family":"Sachdev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.859510"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/81.989159"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1109\/TCSII.2013.2268312","article-title":"Am Energy-Efficient Offset-Cancelling Sense Amplifier.","author":"shah","year":"2013","journal-title":"IEEE Trans Circuits and Systems-II"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609437"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0092"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820873"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el:19940999"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055315"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2016.8064840"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2360319"},{"key":"ref3","first-page":"248","article-title":"Variation-resilient voltage generation for SRAM weak cell testing","author":"yeh","year":"0","journal-title":"2011 9th IEEE Int Conf ASIC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8363-1_3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386943"},{"key":"ref8","first-page":"413","article-title":"Low voltage sensing techniques and secondary design issues for sub-90 nm caches","author":"sinha","year":"2003","journal-title":"Proc ESSCIRC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2007.4497685"},{"key":"ref2","article-title":"Improving Testability and Reliability of Advanced SRAM Architectures","author":"kinseher","year":"2017","journal-title":"IEEE Trans Emerg Topics Comput"},{"key":"ref1","first-page":"226","article-title":"The scaling of data sensing schemes for high speed cache design in sub-0. 18 ?m technologies","author":"zhang","year":"2000","journal-title":"VLSI Symp Tech Dig"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2012.6471396"}],"event":{"name":"2018 IEEE European Test Symposium (ETS)","location":"Bremen","start":{"date-parts":[[2018,5,28]]},"end":{"date-parts":[[2018,6,1]]}},"container-title":["2018 IEEE 23rd European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8392663\/8400674\/08400696.pdf?arnumber=8400696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T14:18:49Z","timestamp":1643206729000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8400696\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ets.2018.8400696","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}