{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T01:47:22Z","timestamp":1773798442696,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/ets.2019.8791515","type":"proceedings-article","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:48:50Z","timestamp":1565293730000},"page":"1-6","source":"Crossref","is-referenced-by-count":18,"title":["Built-in Self-Test for Inter-Layer Vias in Monolithic 3D ICs"],"prefix":"10.1109","author":[{"given":"Arjun","family":"Chaudhuri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanmitra","family":"Banerjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heechun","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bon Woong","family":"Ku","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung-Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2015.2477941"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2016.7835425"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046211"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2006.1638778"},{"key":"ref14","author":"geffken","year":"1999","journal-title":"Method of forming a self-aligned copper diffusion barrier in vias"},{"key":"ref15","article-title":"Process characterisation of Dupont MXA140 dry film for high resolution microbump application","author":"liebsch","year":"2009","journal-title":"EMPC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2010.5702655"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306569"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.945309"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651894"},{"key":"ref4","article-title":"Monolithic 3D integration: a path from concept to reality","author":"shulaker","year":"2015","journal-title":"Proc DATE"},{"key":"ref27","article-title":"Shrunk-2D: A Physical Design Methodology to Build Commercial-Quality Monolithic 3D ICs","author":"panth","year":"2017","journal-title":"TCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280818"},{"key":"ref6","article-title":"Impact of electrostatic coupling and wafer-bonding defects on delay testing of monolithic 3D integrated circuits","year":"2017","journal-title":"JETCAS"},{"key":"ref5","article-title":"A design-for-test solution based on dedicated test layers and test scheduling for monolithic 3D integrated circuits","author":"koneru","year":"2018","journal-title":"TCAD"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223698"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2015.7333529"},{"key":"ref2","article-title":"3D integration: Why, what, who, when?","author":"lu","year":"2007","journal-title":"Future Fab Int"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187545"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378923"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICMEL.2004.1314941"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139179"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116296"},{"key":"ref24","year":"0","journal-title":"Supplementary Documents"},{"key":"ref23","author":"marinissen","year":"2016","journal-title":"DfT standard-under-development for 2 5 D- 3D- and 5 5 D-SICs"},{"key":"ref26","year":"0","journal-title":"OpenCore benchmark suite"},{"key":"ref25","year":"0","journal-title":"RISC-V Cores and SoC Overview"}],"event":{"name":"2019 IEEE European Test Symposium (ETS)","location":"Baden-Baden, Germany","start":{"date-parts":[[2019,5,27]]},"end":{"date-parts":[[2019,5,31]]}},"container-title":["2019 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784130\/8791505\/08791515.pdf?arnumber=8791515","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:47:51Z","timestamp":1658080071000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8791515\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ets.2019.8791515","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}