{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:55:25Z","timestamp":1730220925392,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/ets.2019.8791526","type":"proceedings-article","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T23:48:50Z","timestamp":1565308130000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["High-Level Combined Deterministic and Pseudo-exhuastive Test Generation for RISC Processors"],"prefix":"10.1109","author":[{"given":"Adeboye Stephen","family":"Oyeniran","sequence":"first","affiliation":[]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[]},{"given":"Cemil Cem","family":"Gursoy","sequence":"additional","affiliation":[]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.57"},{"journal-title":"MiniMIPS ISA","article-title":"OpenCores","year":"0","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.186"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893650"},{"key":"ref13","article-title":"Native mode functional test generation for processors with applications to self test and design validation","author":"shen","year":"1998","journal-title":"Int Test Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297675"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277902"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2013.6562677"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2356612"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.166"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2017.7977167"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264376"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2498546"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538800"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350936"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962090"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297676"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2013.6562676"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.896908"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"ref20","article-title":"On the functional test of the cache coherency logic in multi-core systems","author":"perez acle","year":"2015","journal-title":"LATS"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2013.10"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000866"},{"key":"ref24","first-page":"1693","article-title":"Fault Diagnosis in Combinational Circuits by Solving Boolean Differential Equations","volume":"40","author":"ubar","year":"1980","journal-title":"Automation and Remote Control"},{"journal-title":"Hierarchical pattern faults for describing logic circuit failure mechanisms","year":"1994","author":"keller","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.40"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/606603.606609"}],"event":{"name":"2019 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2019,5,27]]},"location":"Baden-Baden, Germany","end":{"date-parts":[[2019,5,31]]}},"container-title":["2019 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784130\/8791505\/08791526.pdf?arnumber=8791526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:54:12Z","timestamp":1658094852000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8791526\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/ets.2019.8791526","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}