{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T05:44:01Z","timestamp":1757310241287,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,5,1]],"date-time":"2019-05-01T00:00:00Z","timestamp":1556668800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1109\/ets.2019.8791549","type":"proceedings-article","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:48:50Z","timestamp":1565293730000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Back-annotation of Interconnect Physical Properties for System-Level Crosstalk Modeling"],"prefix":"10.1109","author":[{"given":"Rezgar","family":"Sadeghi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nooshin","family":"Nosrati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katayoon","family":"Basharkhah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2013.6673207"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-0630-0"},{"key":"ref12","article-title":"High-MDSI: A High-level Signal Integrity Fault Test Pattern Generation Method for Interconnects","author":"sunghoon","year":"2007","journal-title":"Asian Test Symposium 2007 ATS '07 16th"},{"year":"0","key":"ref13"},{"key":"ref14","article-title":"Performance comparison of interconnect technology and architecture options for deep submicron technology nodes","author":"mandeep","year":"2006","journal-title":"Interconnect Technology Conference 2006 International"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2032288"},{"key":"ref16","first-page":"630","article-title":"Trends in emerging on-chip interconnect technologies","volume":"3 4","author":"sudeep","year":"2008","journal-title":"Information and Media Technologies"},{"key":"ref17","article-title":"A new structure for interconnect offline testing","author":"somayeh","year":"2013","journal-title":"East-West Design & Test Symposium"},{"key":"ref18","first-page":"297","article-title":"Fault modeling and simulation for crosstalk in system-onchip interconnects","volume":"303","author":"cuviello","year":"1999","journal-title":"Proc of the International Conference on Computer Aided Design"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/134798"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753547"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2014.7029567"},{"key":"ref6","first-page":"354","article-title":"System-level fault injection in SystemC design platform","author":"chang","year":"2007","journal-title":"2007 Proc 8th Int Symposium on Advanced Intelligent Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2016.7880368"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401583"},{"key":"ref7","article-title":"Automating system implementation from system specification","author":"camposano","year":"1997","journal-title":"Talk Synopsys Univ Day Towaard Syst Silicon Aachen"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.94"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2012.11.010"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847847"},{"key":"ref20","first-page":"1","article-title":"Modeling of signal integrity in bus communications with timed data flow SystemC-AMS","author":"wang","year":"2013","journal-title":"Proceedings of the 2013 Forum on specification and Design Languages (FDL) FDL"}],"event":{"name":"2019 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2019,5,27]]},"location":"Baden-Baden, Germany","end":{"date-parts":[[2019,5,31]]}},"container-title":["2019 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8784130\/8791505\/08791549.pdf?arnumber=8791549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:47:51Z","timestamp":1658080071000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8791549\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ets.2019.8791549","relation":{},"subject":[],"published":{"date-parts":[[2019,5]]}}}