{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:49:39Z","timestamp":1767772179017},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/ets48528.2020.9131574","type":"proceedings-article","created":{"date-parts":[[2020,7,2]],"date-time":"2020-07-02T21:06:26Z","timestamp":1593723986000},"source":"Crossref","is-referenced-by-count":15,"title":["QAMR: an Approximation-Based Fully Reliable TMR Alternative for Area Overhead Reduction"],"prefix":"10.1109","author":[{"given":"B.","family":"Deveautour","sequence":"first","affiliation":[]},{"given":"M.","family":"Traiola","sequence":"additional","affiliation":[]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0569"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2017.0188"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591534"},{"key":"ref13","article-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3.0","author":"yang","year":"0","journal-title":"MCNC"},{"key":"ref14","year":"0"},{"key":"ref15","year":"0","journal-title":"Nangate 45nm open cell library"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313868"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884352"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102522"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.06.125"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1201\/9781315368948"},{"key":"ref9","first-page":"346","article-title":"Trading accuracy for powerwith an underdesigned multiplier architecture","author":"kulkarni","year":"0","journal-title":"International Conference on VLSI Design (VLSI Design)"}],"event":{"name":"2020 IEEE European Test Symposium (ETS)","location":"Tallinn, Estonia","start":{"date-parts":[[2020,5,25]]},"end":{"date-parts":[[2020,5,29]]}},"container-title":["2020 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9125440\/9131553\/09131574.pdf?arnumber=9131574","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:53:45Z","timestamp":1656345225000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9131574\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ets48528.2020.9131574","relation":{},"subject":[],"published":{"date-parts":[[2020,5]]}}}