{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:10:26Z","timestamp":1781885426992,"version":"3.54.5"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/ets48528.2020.9131582","type":"proceedings-article","created":{"date-parts":[[2020,7,2]],"date-time":"2020-07-02T21:06:26Z","timestamp":1593723986000},"page":"1-6","source":"Crossref","is-referenced-by-count":15,"title":["Defect Characterization and Test Generation for Spintronic-based Compute-In-Memory"],"prefix":"10.1109","author":[{"given":"Sarath Mohanachandran","family":"Nair","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christopher","family":"Munch","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Spin-transfer Torque MRAM with Reliable 2ns Writing for Last Level Cache Applications","author":"hu","year":"2019","journal-title":"IEDM"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993469"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.24"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106959"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547779"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2630315"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624725"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624749"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614620"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref27","article-title":"SPITT: A magnetic tunnel junction SPICE compact model for STT-MRAM","author":"bernard-granger","year":"0","journal-title":"Proceedings of the MOS-AK Workshop of the Design Automation & Test in Europe (DATE)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614635"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614566"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993551"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993516"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993474"},{"key":"ref1","year":"0","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"180","DOI":"10.1109\/TC.2014.12","article-title":"RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme","volume":"64","author":"chen","year":"2014","journal-title":"IEEE Transactions on Computers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624895"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875487"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2253329"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2016.7847939"},{"key":"ref25","first-page":"1","article-title":"Testing Computation-in-Memory Circuits","author":"fieback","year":"2019","journal-title":"ITC"}],"event":{"name":"2020 IEEE European Test Symposium (ETS)","location":"Tallinn, Estonia","start":{"date-parts":[[2020,5,25]]},"end":{"date-parts":[[2020,5,29]]}},"container-title":["2020 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9125440\/9131553\/09131582.pdf?arnumber=9131582","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:53:45Z","timestamp":1656345225000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9131582\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ets48528.2020.9131582","relation":{},"subject":[],"published":{"date-parts":[[2020,5]]}}}