{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T22:11:49Z","timestamp":1725747109480},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,5]]},"DOI":"10.1109\/ets48528.2020.9131583","type":"proceedings-article","created":{"date-parts":[[2020,7,2]],"date-time":"2020-07-02T21:06:26Z","timestamp":1593723986000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["Modeling Static Noise Margin for FinFET based SRAM PUFs"],"prefix":"10.1109","author":[{"given":"Shayesteh","family":"Masoumian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgios","family":"Selimis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roel","family":"Maes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geert-Jan","family":"Schrijen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES.2017.8275272"},{"key":"ref11","article-title":"Physically Unclonable Functions using Foundry SRAM Cells","author":"clark","year":"2018","journal-title":"TCAS-I"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/2765491.2765512","article-title":"Statistical reliability analysis of NBTI impact on Fin-FET SRAMs and mitigation technique using independent-gate devices","author":"wang","year":"2012","journal-title":"Nanoarch"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131494"},{"key":"ref14","article-title":"The effect of process variation on device temperature in finFET circuits","author":"choi","year":"2007","journal-title":"ICCAD"},{"journal-title":"Statistical Variability in 14-nm node SOI FinFETs and its Impact on Corresponding 6T-SRAM Cell Design","year":"2012","author":"wang","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"ref17","article-title":"Core model for FinFETs","author":"chauhan","year":"2015","journal-title":"FinFET Modeling for IC Simulation and Design"},{"key":"ref18","article-title":"BSIM-CMG 110.0.0: Multi-gate MOSFET compact model: technical manual","author":"khandelwal","year":"2015","journal-title":"UC Berkeley BSIM Group"},{"journal-title":"Predictive Technology Model","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176696"},{"journal-title":"NXP - LPC55S6x 32-bit ARM Cortex-M33+ MCU Data Sheet","year":"2019","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4"},{"key":"ref8","first-page":"273","article-title":"Towards a Highly Reliable SRAM-Based PUFs","author":"elena ioana vatajelu","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378190"},{"journal-title":"Microsemi - Product Overview PolarFire FPGA","year":"2019","key":"ref2"},{"journal-title":"Robust Key Extraction from Physical Unclonable Functions","year":"2005","author":"skoric","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2836154"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref22","article-title":"Thermal Analysis of FinFETs and its Application to Gate Sizing","author":"swahn","year":"2003","journal-title":"CAD"},{"key":"ref21","article-title":"Comprehensive analysis of variability sources of FinFET characteristics","author":"matsukawa","year":"0","journal-title":"Symposium on VLSI Technology"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936393"}],"event":{"name":"2020 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2020,5,25]]},"location":"Tallinn, Estonia","end":{"date-parts":[[2020,5,29]]}},"container-title":["2020 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9125440\/9131553\/09131583.pdf?arnumber=9131583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T10:07:02Z","timestamp":1696327622000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9131583\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ets48528.2020.9131583","relation":{},"subject":[],"published":{"date-parts":[[2020,5]]}}}