{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:42:41Z","timestamp":1783788161295,"version":"3.55.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5,24]]},"DOI":"10.1109\/ets50041.2021.9465401","type":"proceedings-article","created":{"date-parts":[[2021,6,29]],"date-time":"2021-06-29T20:23:46Z","timestamp":1624998226000},"page":"1-6","source":"Crossref","is-referenced-by-count":26,"title":["Intermittent Undefined State Fault in RRAMs"],"prefix":"10.1109","author":[{"given":"Moritz","family":"Fieback","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guilherme Cardoso","family":"Medeiros","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anteneh","family":"Gebregiorgis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hassen","family":"Aziza","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2253329"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116247"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2018.00016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000134"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2261451"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2015.04.025"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5b03078"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2226728"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.4941287"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15173"},{"key":"ref4","article-title":"14.3 A 43pJ\/Cycle Non-Volatile Microcontroller with 4.7µs Shutdown\/Wake-up Integrating 2.3-bit\/Cell Resistive RAM and Resilience Techniques","author":"wu","year":"2019","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268315"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203479"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.23"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624895"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.66"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2019.8870538"},{"key":"ref22","article-title":"Variability-Aware Modeling of Filamentary VCM based Bipolar Resistive Switching Cells Using SPICE Level Compact Models","volume":"67","author":"bengel","year":"2020","journal-title":"IEEE TCS-II"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893615"},{"key":"ref23","article-title":"RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme","volume":"64","author":"chen","year":"2015","journal-title":"IEEE TC"}],"event":{"name":"2021 IEEE European Test Symposium (ETS)","location":"Bruges, Belgium","start":{"date-parts":[[2021,5,24]]},"end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9465371\/9465372\/09465401.pdf?arnumber=9465401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:45:21Z","timestamp":1652197521000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9465401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,24]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ets50041.2021.9465401","relation":{},"subject":[],"published":{"date-parts":[[2021,5,24]]}}}