{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:00:37Z","timestamp":1725760837363},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5,24]]},"DOI":"10.1109\/ets50041.2021.9465447","type":"proceedings-article","created":{"date-parts":[[2021,6,29]],"date-time":"2021-06-29T16:23:46Z","timestamp":1624983826000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Run Time Management of Faulty Data Caches"],"prefix":"10.1109","author":[{"given":"Michail","family":"Mavropoulos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgios","family":"Keramidas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitris","family":"Nikolos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1145\/325096.325162","article-title":"Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers","author":"jouppi","year":"1990","journal-title":"Intl Symposium on Computer Architecture"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2019608.2019616"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1068"},{"key":"ref14","article-title":"Reconfigurable Self Adaptive Fault Tolerant Cache Memory for DVS Enabled Systems","author":"mavropoulos","year":"2015","journal-title":"Great Lakes Symp on VLSI"},{"key":"ref15","article-title":"FFT-cache: A Flexible Fault Tolerant Cache Architecture for Ultra Low Voltage Operation","author":"mofrad","year":"2011","journal-title":"Proc Int Conf Compilers Architectures and Synthesis Embedded Systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456958"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766701"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.21141"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/181181.181559"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629940"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545241","article-title":"Managing multi-configuration hardware via dynamic working prediction","author":"dhodapkar","year":"2002","journal-title":"Intl Symp on Computer Architecture"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629915"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"ref7","article-title":"On Characterizing Near-Threshold SRAM Failures in FinFET Technology","author":"gabapathy","year":"2017","journal-title":"Design Automation Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.204"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645797"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IPDS.1995.395819"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2016.24"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808592"},{"key":"ref24","article-title":"A Model For Negative Bias Temperature Instability (NBTI) in Oxide and Kappa","author":"zafar","year":"2004","journal-title":"IEEE Int VLSI Technol Symp"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"}],"event":{"name":"2021 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2021,5,24]]},"location":"Bruges, Belgium","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9465371\/9465372\/09465447.pdf?arnumber=9465447","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T11:45:20Z","timestamp":1652183120000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9465447\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,24]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/ets50041.2021.9465447","relation":{},"subject":[],"published":{"date-parts":[[2021,5,24]]}}}