{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T17:07:39Z","timestamp":1783184859180,"version":"3.54.6"},"reference-count":43,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5,24]]},"DOI":"10.1109\/ets50041.2021.9465449","type":"proceedings-article","created":{"date-parts":[[2021,6,29]],"date-time":"2021-06-29T20:23:46Z","timestamp":1624998226000},"page":"1-10","source":"Crossref","is-referenced-by-count":7,"title":["Security, Reliability and Test Aspects of the RISC-V Ecosystem"],"prefix":"10.1109","author":[{"given":"Jaume","family":"Abella","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sergi","family":"Alcaide","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jens","family":"Anders","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Francisco","family":"Bas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steffen","family":"Becker","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Elke","family":"De Mulder","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nourhan","family":"Elhamawy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frank K.","family":"Gurkaynak","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Helena","family":"Handschuh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carles","family":"Hernandez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mike","family":"Hutter","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Leonidas","family":"Kosmidis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ilia","family":"Polian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthias","family":"Sauer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stefan","family":"Wagner","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Francesco","family":"Regazzoni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","article-title":"Exploring the mysteries of system-level test","author":"polian","year":"2020","journal-title":"IEEE Asian Test Symp"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250750"},{"key":"ref33","article-title":"De-RISC: Dependable Real-Time Infrastructure for Safety-Critical Computer","year":"2021"},{"key":"ref32","article-title":"A testing methodology for side-channel resistance validation","author":"jaffe","year":"2011"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-68773-1_11"},{"key":"ref30","first-page":"23","article-title":"PARAM: A microprocessor hardened for power side-channel attack resistance","author":"f","year":"2020","journal-title":"2020 IEEE International Symposium on Hardware Oriented Security and Trust HOST 2020"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2434958"},{"key":"ref36","year":"2009","journal-title":"ISO\/FDIS 26262 Road vehicles – Functional safety"},{"key":"ref35","article-title":"FRACTAL: Cognitive Fractal and Secure EDGE Based On Unique Open-Safe-Reliable-Low Power Hardware Platform Node","author":"consortium","year":"2021"},{"key":"ref34","article-title":"SELENE: Self-Monitored Dependable Platform for High-Performance Safety-Critical Systems","author":"consortium","year":"2021"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2018.8373238"},{"key":"ref11","article-title":"A fpga friendly 32 bit risc-v cpu implementation","author":"pappon","year":"2020"},{"key":"ref12","article-title":"Picorv32 - a size-optimized risc-v cpu","author":"wolf","year":"2020"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","article-title":"Differential power analysis","volume":"1666","author":"kocher","year":"1999","journal-title":"Advances in Cryptology - CRYPTO ’99 19th Annual International Cryptology Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16763-3_5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-89641-0_5"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-64647-3_17"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196112"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/I2MTC.2015.7151514"},{"key":"ref19","article-title":"Rosita: Towards automatic elimination of power-analysis leakage in ciphers","author":"shelton","year":"2019","journal-title":"CoRR"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323485"},{"key":"ref4","article-title":"Prevention of microarchitectural covert channels on an open-source 64-bit risc-v core","author":"wistoff","year":"2020"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/2996366.2996426","article-title":"Domain-oriented masking: Compact masked hardware implementations with arbitrary protection order","author":"gro\u00df","year":"2016","journal-title":"Proceedings of the 2016 ACM Workshop on Theory of Implementation Security - TIS'16"},{"key":"ref3","article-title":"Working draft of the proposed risc-v v vector extension","year":"2021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9085-7"},{"key":"ref5","article-title":"Eh2 swerv risc-v core","author":"digital","year":"2020"},{"key":"ref8","article-title":"The rocket chip generator","author":"asanovi?","year":"2016","journal-title":"EECS Department University of California Berkeley Tech Rep UCB\/EECS-2016-17"},{"key":"ref7","article-title":"Ibex risc-v core","year":"2020"},{"key":"ref2","article-title":"Founding members - risc-v international","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3316482.3326356"},{"key":"ref1","article-title":"Instruction sets should be free: The case for risc-v","author":"asanovi?","year":"2014","journal-title":"EECS Department University of California Berkeley Tech Rep UCB\/EECS-2014-146"},{"key":"ref20","first-page":"742","article-title":"Vulnerability analysis of a soft core processor through fine-grain power profiling","volume":"2019","author":"diehl","year":"2019","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref21","first-page":"1297","article-title":"On the effect of the (micro)architecture on the development of side-channel resistant software","volume":"2020","author":"de meyer","year":"2020","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS50862.2020.9095569"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714811"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000173"},{"key":"ref23","article-title":"Meltdown: Reading kernel memory from user space","author":"lipp","year":"2018","journal-title":"27th USENIX Security Symposium (USENIX Security 18)"},{"key":"ref26","first-page":"89","article-title":"Concealing secrets in embedded processors designs","volume":"10146","author":"gro\u00df","year":"2016","journal-title":"Smart Card Research and Advanced Applications - 15th International Conference CARDIS 2016"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000163"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72738-5_10"}],"event":{"name":"2021 IEEE European Test Symposium (ETS)","location":"Bruges, Belgium","start":{"date-parts":[[2021,5,24]]},"end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9465371\/9465372\/09465449.pdf?arnumber=9465449","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:45:20Z","timestamp":1652197520000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9465449\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,24]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/ets50041.2021.9465449","relation":{},"subject":[],"published":{"date-parts":[[2021,5,24]]}}}