{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:55:00Z","timestamp":1761648900789},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T00:00:00Z","timestamp":1621814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5,24]]},"DOI":"10.1109\/ets50041.2021.9465462","type":"proceedings-article","created":{"date-parts":[[2021,6,29]],"date-time":"2021-06-29T20:23:46Z","timestamp":1624998226000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Applying IEEE Std 1838 to the 3DIC Design Trishul \u2013 A Case Study"],"prefix":"10.1109","author":[{"given":"Teresa","family":"McLaurin","sequence":"first","affiliation":[{"name":"Arm,Austin,Texas,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Frederick","sequence":"additional","affiliation":[{"name":"Arm,Austin,Texas,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heath","family":"Perry","sequence":"additional","affiliation":[{"name":"Arm,Austin,Texas,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shawn","family":"Hung","sequence":"additional","affiliation":[{"name":"Arm,Austin,Texas,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saurabh","family":"Sinha","sequence":"additional","affiliation":[{"name":"Arm,Austin,Texas,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A high-density logic-on-logic 3DIC design using face-to-face hybrid wafer-bonding on 12nm FinFET process","author":"sinha","year":"2020","journal-title":"IEDM"},{"journal-title":"IEEE Std 1838-2019","first-page":"1","year":"2020","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-ASIA.2017.8097130"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.21"},{"key":"ref7","first-page":"1277","article-title":"Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs","year":"2012","journal-title":"DATE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00099"},{"key":"ref1","article-title":"Ulra-Fine Pitch 3D Integration Using Face-to-Face Hybrid Wafer Bonding Combined with a Via-Middle Through-Silicon-Via Process","author":"kim","year":"2016","journal-title":"Electronic Components and Technology Conference"}],"event":{"name":"2021 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2021,5,24]]},"location":"Bruges, Belgium","end":{"date-parts":[[2021,5,28]]}},"container-title":["2021 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9465371\/9465372\/09465462.pdf?arnumber=9465462","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,3]],"date-time":"2022-08-03T00:03:36Z","timestamp":1659485016000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9465462\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,24]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ets50041.2021.9465462","relation":{},"subject":[],"published":{"date-parts":[[2021,5,24]]}}}