{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:19:32Z","timestamp":1740100772441,"version":"3.37.3"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,23]],"date-time":"2022-05-23T00:00:00Z","timestamp":1653264000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,23]],"date-time":"2022-05-23T00:00:00Z","timestamp":1653264000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100016772","name":"KT","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100016772","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,23]]},"DOI":"10.1109\/ets54262.2022.9810466","type":"proceedings-article","created":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T19:37:54Z","timestamp":1656704274000},"page":"1-2","source":"Crossref","is-referenced-by-count":2,"title":["FPGA Design Deobfuscation by Iterative LUT Modifications at Bitstream Level"],"prefix":"10.1109","author":[{"given":"Michail","family":"Moraitis","sequence":"first","affiliation":[{"name":"Royal Institute of Technology (KTH),Department of Electrical Engineering,Stockholm,Sweden,196 40"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elena","family":"Dubrova","sequence":"additional","affiliation":[{"name":"Royal Institute of Technology (KTH),Department of Electrical Engineering,Stockholm,Sweden,196 40"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43283-0_5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2017.8031551"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3361147"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.573-595"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134039"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00110"},{"key":"ref7","first-page":"1803","article-title":"The unpatchable silicon: A full break of the bitstream encryption of xilinx 7-series FPGAs","author":"ender","year":"2020","journal-title":"29th USENIX Security Symposium (USENIX Security 20)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i2.277-297"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762385"},{"key":"ref1","article-title":"Implementation of opaque predicates for FPGA designs hardware obfuscation","volume":"12","author":"sergeichikand","year":"2014","journal-title":"Journal of information control and management systems"}],"event":{"name":"2022 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2022,5,23]]},"location":"Barcelona, Spain","end":{"date-parts":[[2022,5,27]]}},"container-title":["2022 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9810327\/9810358\/09810466.pdf?arnumber=9810466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,25]],"date-time":"2022-07-25T20:16:16Z","timestamp":1658780176000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9810466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,23]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ets54262.2022.9810466","relation":{},"subject":[],"published":{"date-parts":[[2022,5,23]]}}}