{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:31:24Z","timestamp":1763724684934},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,22]],"date-time":"2023-05-22T00:00:00Z","timestamp":1684713600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,22]],"date-time":"2023-05-22T00:00:00Z","timestamp":1684713600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,22]]},"DOI":"10.1109\/ets56758.2023.10173981","type":"proceedings-article","created":{"date-parts":[[2023,7,12]],"date-time":"2023-07-12T17:20:34Z","timestamp":1689182434000},"source":"Crossref","is-referenced-by-count":4,"title":["Power Side-Channel Attacks and Countermeasures on Computation-in-Memory Architectures and Technologies"],"prefix":"10.1109","author":[{"given":"Brojogopal","family":"Sapui","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Institute of Computer Engineering,Karlsruhe,Germany"}]},{"given":"Jonas","family":"Krautter","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Institute of Computer Engineering,Karlsruhe,Germany"}]},{"given":"Mahta","family":"Mayahinia","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Institute of Computer Engineering,Karlsruhe,Germany"}]},{"given":"Atousa","family":"Jafari","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Institute of Computer Engineering,Karlsruhe,Germany"}]},{"given":"Dennis","family":"Gnad","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Institute of Computer Engineering,Karlsruhe,Germany"}]},{"given":"Sergej","family":"Meschkov","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Institute of Computer Engineering,Karlsruhe,Germany"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Institute of Computer Engineering,Karlsruhe,Germany"}]}],"member":"263","reference":[{"key":"ref13","first-page":"565","article-title":"{DRAMA}: Exploiting {DRAM} addressing for {Cross-CPU} attacks","author":"pessl","year":"2016","journal-title":"Usenix Security ‘16"},{"key":"ref12","article-title":"A testing methodology for side-channel resistance validation","author":"goodwill","year":"2011","journal-title":"NIST NIAT"},{"key":"ref15","article-title":"Secure STT-MRAM bit-cell design resilient to differential power analysis attacks","author":"dodo","year":"2019","journal-title":"IEEE TVLSI systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea11040038"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746316"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2016.7684086"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3018502"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6463\/ab7794"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS47854.2019.9011667"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080232"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502431"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04485-1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s12559-009-9009-8"},{"key":"ref7","author":"zhang","year":"2022","journal-title":"Inhale Enabling high-performance and energy-efficient in-sram cryptographic hash for iot"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS51040.2020.00026"},{"key":"ref4","article-title":"SPITT: A magnetic tunnel junction SPICE compact model for STT-MRAM","author":"bernard-granger","year":"2015","journal-title":"DATE"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3018096"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3531437.3539699"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2865133"}],"event":{"name":"2023 IEEE European Test Symposium (ETS)","location":"Venezia, Italy","start":{"date-parts":[[2023,5,22]]},"end":{"date-parts":[[2023,5,26]]}},"container-title":["2023 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10173930\/10173940\/10173981.pdf?arnumber=10173981","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T17:55:35Z","timestamp":1690912535000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10173981\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,22]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/ets56758.2023.10173981","relation":{},"subject":[],"published":{"date-parts":[[2023,5,22]]}}}