{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:36:36Z","timestamp":1781886996970,"version":"3.54.5"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,22]],"date-time":"2023-05-22T00:00:00Z","timestamp":1684713600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,22]],"date-time":"2023-05-22T00:00:00Z","timestamp":1684713600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,22]]},"DOI":"10.1109\/ets56758.2023.10174062","type":"proceedings-article","created":{"date-parts":[[2023,7,12]],"date-time":"2023-07-12T13:20:34Z","timestamp":1689168034000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Attacking Memristor-Mapped Graph Neural Network by Inducing Slow-to-Write Errors"],"prefix":"10.1109","author":[{"given":"Ching-Yuan","family":"Chen","sequence":"first","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Biresh Kumar","family":"Joardar","sequence":"additional","affiliation":[{"name":"University of Houston,Department of Electrical and Computer Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Janardhan","family":"Rao Doppa","sequence":"additional","affiliation":[{"name":"Washington State University,School of Electrical Engineering and Computer Science"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Partha Pratim","family":"Pande","sequence":"additional","affiliation":[{"name":"Washington State University,School of Electrical Engineering and Computer Science"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Arizona State University,School of Electrical, Computer, and Energy Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","article-title":"Robustness of graph neural networks at scale","author":"g","year":"2021","journal-title":"NeurIPS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331466"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-27562-4_3"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2014.6931558"},{"key":"ref11","article-title":"Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance","author":"lee","year":"2010","journal-title":"International Electron Devices Meeting"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3110721"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref17","article-title":"10×10nm2 Hf\/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation","author":"govoreanu","year":"2011","journal-title":"IEDM"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1609\/aimag.v29i3.2157"},{"key":"ref9","first-page":"994","article-title":"NVSim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"IEEE TCAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2952111"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774651"},{"key":"ref6","article-title":"Open graph benchmark: Datasets for machine learning on graphs","author":"h","year":"2020","journal-title":"NeurIPS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS54262.2022.9810403"}],"event":{"name":"2023 IEEE European Test Symposium (ETS)","location":"Venezia, Italy","start":{"date-parts":[[2023,5,22]]},"end":{"date-parts":[[2023,5,26]]}},"container-title":["2023 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10173930\/10173940\/10174062.pdf?arnumber=10174062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T13:56:06Z","timestamp":1690898166000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10174062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,22]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ets56758.2023.10174062","relation":{},"subject":[],"published":{"date-parts":[[2023,5,22]]}}}