{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T09:03:45Z","timestamp":1765357425615},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,22]],"date-time":"2023-05-22T00:00:00Z","timestamp":1684713600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,22]],"date-time":"2023-05-22T00:00:00Z","timestamp":1684713600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,22]]},"DOI":"10.1109\/ets56758.2023.10174076","type":"proceedings-article","created":{"date-parts":[[2023,7,12]],"date-time":"2023-07-12T17:20:34Z","timestamp":1689182434000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["An unprotected RISC-V Soft-core processor on an SRAM FPGA: Is it as bad as it sounds?"],"prefix":"10.1109","author":[{"given":"Bruno Endres","family":"Forlin","sequence":"first","affiliation":[{"name":"University of Twente,The Netherlands"}]},{"given":"Wouter","family":"van Huffelen","sequence":"additional","affiliation":[{"name":"University of Twente,The Netherlands"}]},{"given":"Carlo","family":"Cazzaniga","sequence":"additional","affiliation":[{"name":"Rutherford Appleton Laboratory,UK"}]},{"given":"Paolo","family":"Rech","sequence":"additional","affiliation":[{"name":"Univeristy of Trento,Italy"}]},{"given":"Nikolaos","family":"Alachiotis","sequence":"additional","affiliation":[{"name":"University of Twente,The Netherlands"}]},{"given":"Marco","family":"Ottavi","sequence":"additional","affiliation":[{"name":"University of Twente,The Netherlands"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2018.8368564"},{"key":"ref12","first-page":"239","author":"mart\u00ednez-\u00e1lvarez","year":"2016","journal-title":"Soft Error Mitigation in Soft-Core Processors"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798243"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2021.114346"},{"key":"ref20","first-page":"205","article-title":"Seu mitigation and validation of the leon3 soft processor using triple modular redundancy for space processing","author":"wirthlin","year":"0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NSREC.2017.8115449"},{"year":"0","key":"ref10","article-title":"Lowrisc\/ibex: Ibex is a small 32 bit risc-v cpu core, previously known as zero-riscy"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/1021\/1\/012037"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W50199.2020.00020"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774557"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS49266.2020.9294858"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SpaceComp.2019.00008"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3068835"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2635028"},{"journal-title":"Gregac\/ibex super system This an example risc-v soc targeting the arty-a7 fpga board","year":"0","key":"ref7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2016.2636574"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-11973-7_37"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2995729"},{"key":"ref6","first-page":"1","article-title":"Experimental evaluation of neutron-induced errors on a multicore RISC-V platform","author":"fernandes dos santos","year":"0","journal-title":"IOLTS 2022 - 28th IEEE International Symposium on OnLine Testing and Robust System Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.24"}],"event":{"name":"2023 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2023,5,22]]},"location":"Venezia, Italy","end":{"date-parts":[[2023,5,26]]}},"container-title":["2023 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10173930\/10173940\/10174076.pdf?arnumber=10174076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,1]],"date-time":"2023-08-01T17:55:57Z","timestamp":1690912557000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10174076\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,22]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ets56758.2023.10174076","relation":{},"subject":[],"published":{"date-parts":[[2023,5,22]]}}}