{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:47:05Z","timestamp":1767084425884},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,22]],"date-time":"2023-05-22T00:00:00Z","timestamp":1684713600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,22]],"date-time":"2023-05-22T00:00:00Z","timestamp":1684713600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5,22]]},"DOI":"10.1109\/ets56758.2023.10174107","type":"proceedings-article","created":{"date-parts":[[2023,7,12]],"date-time":"2023-07-12T17:20:34Z","timestamp":1689182434000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Intra-cell Resistive-Open Defect Analysis on a Foundry 8T SRAM-based IMC Architecture"],"prefix":"10.1109","author":[{"given":"L.","family":"Ammoura","sequence":"first","affiliation":[{"name":"LIRMM – Univ. of Montpellier \/ CNRS,Montpellier,F-34392"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.-L.","family":"Flottes","sequence":"additional","affiliation":[{"name":"LIRMM – Univ. of Montpellier \/ CNRS,Montpellier,F-34392"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[{"name":"LIRMM – Univ. of Montpellier \/ CNRS,Montpellier,F-34392"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-P.","family":"Noel","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, LIST,Grenoble,F-38000"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[{"name":"LIRMM – Univ. of Montpellier \/ CNRS,Montpellier,F-34392"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2929245"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref3","first-page":"1718","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","volume-title":"2015 Design, Automation & Test in Europe Conference & Exhibition","author":"Hamdioui"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/dft.2019.8875487"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS49688.2020.9301535"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS53253.2021.9505101"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843856"},{"key":"ref10","article-title":"XA User Guide"}],"event":{"name":"2023 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2023,5,22]]},"location":"Venezia, Italy","end":{"date-parts":[[2023,5,26]]}},"container-title":["2023 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10173930\/10173940\/10174107.pdf?arnumber=10174107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T13:18:29Z","timestamp":1709299109000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10174107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,22]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ets56758.2023.10174107","relation":{},"subject":[],"published":{"date-parts":[[2023,5,22]]}}}