{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T07:21:41Z","timestamp":1725780101582},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,20]],"date-time":"2024-05-20T00:00:00Z","timestamp":1716163200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,20]],"date-time":"2024-05-20T00:00:00Z","timestamp":1716163200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,20]]},"DOI":"10.1109\/ets61313.2024.10567545","type":"proceedings-article","created":{"date-parts":[[2024,6,26]],"date-time":"2024-06-26T17:54:49Z","timestamp":1719424489000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Semiconductor Application Fail Root Causes And Secure Test Remedy"],"prefix":"10.1109","author":[{"given":"Heguo","family":"Yin","sequence":"first","affiliation":[{"name":"Shandong University,School of Integrated Circuits,Jinan,PR China"}]},{"given":"Peter","family":"Poechmueller","sequence":"additional","affiliation":[{"name":"Neumonda GmbH,Bad Homburg,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1166\/jnn.2016.12181"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609541"},{"volume-title":"MEMTEST organization","key":"ref3"},{"key":"ref4","article-title":"The Art of DRAM Module Testing","author":"Brandt","year":"2015","journal-title":"Electronic Specifier"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/2228360.2228543","article-title":"Alternate hammering test for application-specific DRAMs and an industrial case study","volume-title":"Proceedings of the 49th Annual Design Automation Converence, DAC 12","author":"Fu Huang"},{"article-title":"Institute of Electrical and Electronics Engineers","volume-title":"Test Technology, Chapter 17, Section 12: Burn-In and Reliability Testing, HIR","year":"2019","key":"ref6"},{"key":"ref7","article-title":"Structures for wafer level test and burn-in","volume-title":"United States Patent","author":"Barth","year":"2001"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2005.15"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1897816.1897844"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994600"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.3390\/app12094332"}],"event":{"name":"2024 IEEE European Test Symposium (ETS)","start":{"date-parts":[[2024,5,20]]},"location":"The Hague, Netherlands","end":{"date-parts":[[2024,5,24]]}},"container-title":["2024 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10567048\/10567052\/10567545.pdf?arnumber=10567545","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,28]],"date-time":"2024-06-28T04:55:57Z","timestamp":1719550557000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10567545\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,20]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ets61313.2024.10567545","relation":{},"subject":[],"published":{"date-parts":[[2024,5,20]]}}}