{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T06:12:41Z","timestamp":1783750361130,"version":"3.55.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,25]]},"DOI":"10.1109\/ets69887.2026.11591631","type":"proceedings-article","created":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T19:37:01Z","timestamp":1783712221000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Bridging the Speed-Accuracy Gap: Layout-Aware Pre-Silicon Side-Channel Analysis"],"prefix":"10.1109","author":[{"given":"Asmaa","family":"Kassimi","sequence":"first","affiliation":[{"name":"Delft University of Technology,Department of Computer Engineering,Delft,The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abdullah","family":"Aljuffri","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Department of Computer Engineering,Delft,The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Department of Computer Engineering,Delft,The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Department of Computer Engineering,Delft,The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"ref3","article-title":"Post-silicon validation system and techniques for logic integrated circuit chips","author":"Wang","year":"2025"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747939"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/chips3040016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758600"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3175067"},{"key":"ref8","article-title":"Pre-silicon architecture correlation analysis (paca): Identifying and mitigating the source of side-channel leakage at gatelevel","author":"Yao","year":"2021","journal-title":"Cryptology ePrint Archive"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712551"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.663574"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.29007\/mbf3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3568957"},{"key":"ref13","article-title":"The Designer\u2019s Guide to SPICE and SPECTRE","author":"Kundert","year":"1995"},{"key":"ref14","article-title":"Virtuoso Spectre Circuit Simulator User Guide","year":"2004"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3526241.3530337"},{"key":"ref16","article-title":"Std 1364-1995 section 15 value change dump (vcd) file","year":"1995"},{"key":"ref17","article-title":"Cadence xcelium logic simulator","year":"2025"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD60849.2023.00022"},{"key":"ref19","article-title":"Standard formats for circuit characterization","author":"Hierarchical","year":"2012","journal-title":"Process Variations and Probabilistic Integrated Circuit Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6674-5_3"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372666"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i1.109-136"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography8020024"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53887-6_20"},{"key":"ref26","article-title":"Test vector leakage assessment (tvla) methodology in practice","author":"Becker","year":"2013","journal-title":"ICMC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043283"}],"event":{"name":"2026 IEEE European Test Symposium (ETS)","location":"Chania, Greece","start":{"date-parts":[[2026,5,25]]},"end":{"date-parts":[[2026,5,29]]}},"container-title":["2026 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11591470\/11591504\/11591631.pdf?arnumber=11591631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T05:24:15Z","timestamp":1783747455000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11591631\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,25]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ets69887.2026.11591631","relation":{},"subject":[],"published":{"date-parts":[[2026,5,25]]}}}