{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T06:12:15Z","timestamp":1783750335129,"version":"3.55.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,25]]},"DOI":"10.1109\/ets69887.2026.11591719","type":"proceedings-article","created":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T19:37:01Z","timestamp":1783712221000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["TDsReCAM: Time-Domain sensing for reliable ReRAM-based Content Addressable Memory"],"prefix":"10.1109","author":[{"given":"Haneen G.","family":"Hezayyin","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Department of Computer Science,Karlsruhe,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahta","family":"Mayahinia","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Department of Computer Science,Karlsruhe,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mehdi","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT),Department of Computer Science,Karlsruhe,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sule","family":"Ozev","sequence":"additional","affiliation":[{"name":"Arizona State University,School of Electrical Computer and Energy Engineering,Tempe,AZ,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","first-page":"100012","DOI":"10.1016\/j.chip.2022.100012","article-title":"The trend of emerging non-volatile tcam for parallel search and ai applications","volume":"1","author":"Zhou","year":"2022","journal-title":"Chip"},{"key":"ref2","first-page":"312","article-title":"Rram-based cam combined with time-domain circuits for hyperdimensional computing","volume":"4","author":"Li","year":"2021","journal-title":"Nature Electronics"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.chip.2022.100012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MECO.2018.8405955"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/31\/6\/063002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3018502"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10136973"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref10","first-page":"537","article-title":"Time-domain computing in memory using spintronic devices","volume":"8","author":"Moradi","year":"2018","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3716368.3735161"},{"key":"ref12","article-title":"Camasim: A comprehensive simulation framework for content-addressable memory based accelerators","volume-title":"Proceedings of the Department of Computer Science and Engineering. University of Notre Dame","author":"Li"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/micro56248.2022.00056"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"896","DOI":"10.1109\/JSSC.2013.2292055","article-title":"1 mb 0.41 \u03bc m2 2 t-2 r cell nonvolatile tcam with two-bit encoding and clocked self-referenced sensing","volume":"49","author":"Li","year":"2014","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS65288.2025.11117144"},{"key":"ref16","article-title":"Logic computing with reram devices","author":"Liu","year":"2017","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3012776"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"170784","DOI":"10.1016\/j.nima.2025.170784","article-title":"A sub-5 ps jitter time-todigital converter asic with back-gate delay tuning in 22 nm cmos","volume":"1080","author":"Quinn","year":"2025","journal-title":"Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3171522"}],"event":{"name":"2026 IEEE European Test Symposium (ETS)","location":"Chania, Greece","start":{"date-parts":[[2026,5,25]]},"end":{"date-parts":[[2026,5,29]]}},"container-title":["2026 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11591470\/11591504\/11591719.pdf?arnumber=11591719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T05:17:36Z","timestamp":1783747056000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11591719\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,25]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ets69887.2026.11591719","relation":{},"subject":[],"published":{"date-parts":[[2026,5,25]]}}}